5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> MAX13102E
MAX13102E PDF预览

MAX13102E

更新时间： 2024-02-02 08:33:38
品牌 Logo 应用领域
美信 - MAXIM 转换器电平转换器
页数 文件大小 规格书
18页 168K
描述
16-Channel Buffered CMOS Logic-Level Translators

阅读下载

中文翻译

获取价格

MAX13102E 技术参数

是否Rohs认证： 符合生命周期：Active
包装说明：FBGA, BGA36,6X6,20Reach Compliance Code：compliant
风险等级：5.75接口集成电路类型：TELEPHONE RELAY DRIVER
JESD-30 代码：S-PBGA-B36端子数量：36
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：FBGA
封装等效代码：BGA36,6X6,20封装形状：SQUARE
封装形式：GRID ARRAY, FINE PITCH电源：1.2/5,1.8/5 V
认证状态：Not Qualified子类别：Peripheral Drivers
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：BALL
端子节距：0.5 mm端子位置：BOTTOM
Base Number Matches：1

MAX13102E 数据手册

 浏览型号MAX13102E的Datasheet PDF文件第2页浏览型号MAX13102E的Datasheet PDF文件第3页浏览型号MAX13102E的Datasheet PDF文件第4页浏览型号MAX13102E的Datasheet PDF文件第5页浏览型号MAX13102E的Datasheet PDF文件第6页浏览型号MAX13102E的Datasheet PDF文件第7页 
19-3802; Rev 3; 6/08  
16-Channel Buffered CMOS  
Logic-Level Translators  
2/MAX3108E  
General Description  
Features  
The MAX13101E/MAX13102E/MAX13103E/MAX13108E  
16-bit bidirectional CMOS logic-level translators pro-  
vide the level shifting necessary to allow data transfer in  
multivoltage systems. These devices are inherently  
bidirectional due to their design and do not require the  
use of a direction input. Externally applied voltages,  
♦ Wide Supply Voltage Range  
Range of 1.65V to 5.5V  
V
CC  
V Range of 1.2V to V  
L
CC  
♦ ESD Protection on I/O V  
Lines  
CC  
15ꢀV ꢁuꢂan ꢃody ꢄodel  
♦ Up to 20ꢄbps Throughput  
V
and V , set the logic levels on either side of the  
L
CC  
devices. Logic signals present on the V side of the  
L
♦ Low 0.03µA Typical Quiescent Current  
♦ WLP and TQFN Pacꢀages  
device appear as a higher voltage logic signal on the  
V
CC  
side of the device, and vice-versa.  
Pin Configurations  
The MAX13101E/MAX13102E/MAX13103E feature an  
enable input (EN) that, when low, reduces the V  
and  
CC  
TOP VIEW OF BOTTOM LEADS  
V supply currents to less than 2µA. The MAX13108E  
L
features a multiplexing input (MULT) that selects one  
byte between the two, thus allowing multiplexing of the  
signals. The MAX13101E/MAX13102E/MAX13103E/  
30 29 28 27 26 25 24 23 22 21  
MAX13108E have 1ꢀ5V ESꢁ protection on the ꢂ/O V  
CC  
I/O V 13  
CC  
I/O V  
I/O V  
I/O V  
I/O V  
4
3
2
1
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
20  
19  
18  
17  
16  
15  
14  
13  
12  
CC  
CC  
CC  
CC  
side for greater protection in applications that route sig-  
nals externally. Three different output configurations are  
I/O V 14  
CC  
I/O V 15  
CC  
available during shutdown, allowing the ꢂ/O on the V  
CC  
side or the V side to be put in a high-impedance state  
L
I/O V 16  
CC  
or pulled to ground through an internal 65Ω resistor.  
MAX13101E  
MAX13102E  
MAX13103E  
V
V
CC  
CC  
The MAX13101E/MAX13102E/MAX13103E/MAX13108E  
V
L
V
L
accept V  
voltages from +1.6ꢀV to +ꢀ.ꢀV and V  
L
CC  
I/O V 1  
L
I/O V 16  
L
voltages from +1.2V to V , ma5ing them ideal for data  
CC  
I/O V 2  
L
I/O V 15  
L
*EP  
transfer between low-voltage ASꢂCs/PLꢁs and higher  
voltage systems. The MAX13101E/MAX13102E/  
MAX13103E/MAX13108E are available in 36-bump  
WLP and 40-pin TQFN pac5ages, and operate over the  
extended -40°C to +8ꢀ°C temperature range.  
I/O V 3  
L
I/O V 14  
L
+
I/O V 4  
L
I/O V 13  
L
11  
1
2
3
4
5
6
7
8
9
10  
Applications  
*EXPOSED PAD CONNECTED TO GROUND  
TQFN  
CMOS Logic-Level  
Translation  
PꢁAs  
Pin Configurations continued at end of data sheet.  
ꢁigital Still Cameras  
Smart Phones  
Portable Equipment  
Cell Phones  
Typical Operating Circuit appears at end of data sheet.  
Ordering Information/Selector Guide  
DATA  
I/O V STATE  
I/O V  
STATE  
ꢄULTIPLEXER  
FEATURE  
L
CC  
PART  
PIN-PACKAGE  
RATE (ꢄbps) DURING SꢁUTDOWN DURING SꢁUTDOWN  
36 WLP**  
3.06mm x 3.06mm  
ꢄAX13101EEWX+*  
MAX13101EETL+  
20  
High impedance  
65Ω to GNꢁ  
65Ω to GNꢁ  
No  
No  
40 TQFN-EP***  
ꢀmm x ꢀmm x 0.8mm  
20  
High impedance  
Note: All devices are specified over the -40°C to +8ꢀ°C operating temperature range.  
+ꢁenotes a lead-free/RoHS-compliant pac5age.  
*Future product—contact factory for availability.  
**WLP bumps are in a 6 x 6 array.  
***EP = Exposed pad.  
Ordering Inforꢂation/Selector Guide continued at end of data sheet.  
________________________________________________________________ ꢄaxiꢂ Integrated Products  
1
For pricing, delivery, and ordering inforꢂation, please contact ꢄaxiꢂ Direct at 1-888-629-4642,  
or visit ꢄaxiꢂ’s website at www.ꢂaxiꢂ-ic.coꢂ.  
1234567...18

中文翻译

下载PDF

与MAX13102E相关器件

型号 品牌 获取价格 描述 数据表
MAX13102EETL MAXIM

获取价格

 		暂无描述
MAX13102EETL+ MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13102EEWX+ MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13103E MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13103EEBX MAXIM

获取价格

 		Telephone Relay Driver, BICMOS, PBGA36, 3.06 X 3.06 MM, UCSP-36
MAX13103EETL+ MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13103EETL-T MAXIM

获取价格

 		Telephone Relay Driver, BICMOS, 5 X 5 MM, 0.80 MM HEIGHT, 0.40 MM PITCH, MO-220, TQFN-40
MAX13103EEWX+ MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13108E MAXIM

获取价格

 		16-Channel Buffered CMOS Logic-Level Translators
MAX13108EETL MAXIM

获取价格

 		Telephone Relay Driver, BICMOS, 5 X 5 MM, 0.80 MM HEIGHT, 0.40 MM PITCH, MO-220, TQFN-40

与MAX13102E相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证