5秒后页面跳转
M5LV-128/160-5HC PDF预览

M5LV-128/160-5HC

更新时间: 2024-10-29 05:30:15
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
47页 1091K
描述
Fifth Generation MACH Architecture

M5LV-128/160-5HC 数据手册

 浏览型号M5LV-128/160-5HC的Datasheet PDF文件第2页浏览型号M5LV-128/160-5HC的Datasheet PDF文件第3页浏览型号M5LV-128/160-5HC的Datasheet PDF文件第4页浏览型号M5LV-128/160-5HC的Datasheet PDF文件第5页浏览型号M5LV-128/160-5HC的Datasheet PDF文件第6页浏览型号M5LV-128/160-5HC的Datasheet PDF文件第7页 
MACH 5 CPLD Family  
Fifth Generation MACH Architecture  
FEATURES  
  High logic densities and I/Os for increased logic integration  
— 128 to 512 macrocell densities  
— 68 to 256 I/Os  
  Wide selection of density and I/O combinations to support most application needs  
— 6 macrocell density options  
— 7 I/O options  
— Up to 4 I/O options per macrocell density  
— Up to 5 density & I/O options for each package  
  Performance features to fit system needs  
— 5.5 ns t Commercial, 7.5 ns t Industrial  
PD  
PD  
— 182 MHz f  
CNT  
— Four programmable power/speed settings per block  
  Flexible architecture facilitates logic design  
— Multiple levels of switch matrices allow for performance-based routing  
— 100% routability and pin-out retention  
— Synchronous and asynchronous clocking, including dual-edge clocking  
— Asynchronous product- or sum-term set or reset  
— 16 to 64 output enables  
— Functions of up to 32 product terms  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— IEEE 1149.1 compliant for boundary scan testing  
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port  
— PCI compliant (-5/-6/-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system design  
— Bus-Friendly™ Inputs & I/Os  
— Individual output slew rate control  
— Hot socketing  
— Programmable security bit  
2
  Advanced E CMOS process provides high performance, cost effective solutions  
  Supported by ispDesignEXPERT™ softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for MACH 5 devices  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice and Third-party hardw are programming support  
LatticePRO™ software for in-system programmability support on PCs and Automated Test  
Equipment  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 20446  
Amendment/0  
Rev: I  
Issue Date: September 2000  

与M5LV-128/160-5HC相关器件

型号 品牌 获取价格 描述 数据表
M5LV-128/160-5HI LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-5VC LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-5VI LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-5YC LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-5YI LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-6AC LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-6AI LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-6HC LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-6HI LATTICE

获取价格

Fifth Generation MACH Architecture
M5LV-128/160-6VC LATTICE

获取价格

Fifth Generation MACH Architecture