5秒后页面跳转
M38510/34101B2A PDF预览

M38510/34101B2A

更新时间: 2024-11-05 11:07:07
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器
页数 文件大小 规格书
6页 100K
描述
具有清零和预置端的双路正边沿触发式 D 型触发器 | FK | 20 | -55 to 125

M38510/34101B2A 数据手册

 浏览型号M38510/34101B2A的Datasheet PDF文件第2页浏览型号M38510/34101B2A的Datasheet PDF文件第3页浏览型号M38510/34101B2A的Datasheet PDF文件第4页浏览型号M38510/34101B2A的Datasheet PDF文件第5页浏览型号M38510/34101B2A的Datasheet PDF文件第6页 
SN54F74, SN74F74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
SDFS046A – MARCH 1987 – REVISED OCTOBER 1993  
SN54F74 . . . J PACKAGE  
SN74F74 . . . D OR N PACKAGE  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
(TOP VIEW)  
1CLR  
1D  
1CLK  
1PRE  
1Q  
V
CC  
2CLR  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
description  
2D  
These devices contain two independent positive-  
edge-triggered D-type flip-flops. A low level at the  
preset (PRE) or clear (CLR) inputs sets or resets  
the outputs regardless of the levels of the other  
inputs. When PRE and CLR are inactive (high),  
data at the data (D) input meeting the setup time  
requirements is transferred to the outputs on the  
positive-going edge of the clock pulse. Clock  
triggering occurs at a voltage level and is not  
directly related to the rise time of the clock pulse.  
Following the hold-time interval, data at the  
D input may be changed without affecting the  
levels at the outputs.  
2CLK  
2PRE  
2Q  
1Q  
GND  
2Q  
8
SN54F74 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
1CLK  
NC  
2D  
17 NC  
4
5
6
7
8
16  
15  
14  
1PRE  
NC  
2CLK  
NC  
The SN54F74 is characterized for operation over  
the full military temperature range of 55°C to  
125°C. The SN74F74 is characterized for  
operation from 0°C to 70°C.  
1Q  
2PRE  
9 10 11 12 13  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
NC – No internal connection  
PRE  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
X
H
H
L
L
X
H
H
H
H
H
H
L
L
H
H
H
L
X
Q
Q
0
0
The output levels are not guaranteed to meet the  
minimum levels for Furthermore, this  
V
OH  
.
configuration is nonstable; that is, it will not persist  
when PRE or CLR returns to its inactive (high)  
level.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

M38510/34101B2A 替代型号

型号 品牌 替代类型 描述 数据表
SNJ54F74FK TI

完全替代

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与M38510/34101B2A相关器件

型号 品牌 获取价格 描述 数据表
M38510/34101B2X ACTEL

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
M38510/34101BAA ROCHESTER

获取价格

D Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
M38510/34101BBX ACTEL

获取价格

IC F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, DFP14, 0
M38510/34101BCA TI

获取价格

具有清零和预置端的双路正边沿触发式 D 型触发器 | J | 14 | -55 to 12
M38510/34101BCX TI

获取价格

F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
M38510/34101BDA TI

获取价格

具有清零和预置端的双路正边沿触发式 D 型触发器 | W | 14 | -55 to 12
M38510/34101SCA TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC,
M38510/34102BEX TI

获取价格

F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
M38510/34102BFX ACTEL

获取价格

J-Kbar Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Out
M38510/34102SEA ROCHESTER

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CER