Datasheet > M2006-02AI644.5313LF

M2006-02AI644.5313LF

更新时间： 2024-12-01 14:52:47

品牌	Logo	应用领域
艾迪悌 - IDT		驱动逻辑集成电路
页数	文件大小	规格书
8页	408K
描述
PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC, LCC-36

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

M2006-02AI644.5313LF 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	LCC
包装说明：	9 X 9 MM, CERAMIC, LCC-36	针数：	36
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.57	Is Samacsys：	N
输入调节：	DIFFERENTIAL MUX	JESD-30 代码：	S-CQCC-N36
JESD-609代码：	e3	长度：	8.99 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	功能数量：	1
反相输出次数：		端子数量：	36
实输出次数：	2	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	CERAMIC, METAL-SEALED COFIRED
封装代码：	QCCN	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	NOT SPECIFIED
认证状态：	Not Qualified	座面最大高度：	3.1 mm
最大供电电压 (Vsup)：	3.465 V	最小供电电压 (Vsup)：	3.135 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
温度等级：	INDUSTRIAL	端子面层：	MATTE TIN
端子形式：	NO LEAD	端子节距：	0.635 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	8.99 mm	最小 fmax：	700 MHz
Base Number Matches：	1

M2006-02AI644.5313LF 数据手册

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第2页

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第3页

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第4页

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第5页

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第6页

浏览型号M2006-02AI644.5313LF的Datasheet PDF文件第7页

P r o d u c t D a t a S h e e t

Integrated

Circuit

Systems, Inc.

M2006-02A

VCSO BASED FEC CLOCK PLL

GENERAL DESCRIPTION

PIN ASSIGNMENT (9 x 9 mm SMT)

The M2006-02A is a VCSO (Voltage Controlled SAW

Oscillator) based clock generator

PLL designed for clock frequency

translation and jitter attenuation.

The device supports both forward

and inverse FEC (Forward Error

Correction) clock multiplication

FIN_SEL0

FEC_SEL0

FEC_SEL1

FEC_SEL2

FEC_SEL3

VCC

P0_SEL

P1_SEL

nFOUT0

FOUT0

GND

nFOUT1

FOUT1

VCC

ratios. Multiplication ratios are

M2006-02

pin-selected from pre-programming look-up tables.

( T o p V i e w )

DNC

FEATURES

◆ Reduced intrinsic output jitter and improved power

supply noise rejection compared to M2006-02

DNC

GND

◆ Low phase jitter of 0.25 ps rms typical

(12kHz to 20MHz or 50kHz to 80MHz)

◆ Pin-selectable PLL divider ratios support forward and

inverse FEC ratio translation, including:

• 255/238 (OTU1) Mapping and 238/255 De-mapping

• 255/237 (OTU2) Mapping and 237/255 De-mapping

• 255/236 (OTU3) Mapping and 236/255 De-mapping

Figure 1: Pin Assignment

Example I/O Clock Combinations

Using M2006-02A-622.0800

◆ Input reference and VCSO frequencies up to 700MHz,

supports loop timing modes

(Specify VCSO frequency at time of order)

PLL Ratio

Input Clock (MHz) Output Clock (MHz)

1/1

622.08, 155.52,

77.76, or 19.44

◆ Supports active switching between inverse-FEC and

non-FEC clock ratios (same VCSO center frequency)

622.08

237/255

669.3266, 167.3316,

155.52

◆ Ideal for complex ratio FEC ratio translation and

for use with an unstable reference (i.e., similar to the

M2006-12A - and pin-compatible - but without the

Hitless Switching and Phase Build-out functions)

(inverse FEC) 83.6658, or 20.9165

Table 1: Example I/O Clock Combinations Using M2006-02A-622.0800

Using M2006-02A-669.3266

◆ Single 3.3V power supply

PLL Ratio

Input Clock (MHz) Output Clock (MHz)

◆ Small 9 x 9 mm SMT (surface mount) package

237/255

(FEC rate)

622.08, 155.52,

77.76, or 19.44

669.3266

1/1

669.3266, 167.3316,

167.3316

83.6658, or 20.9165

Table 2: Example I/O Clock Combinations Using M2006-02A-669.3266

SIMPLIFIED BLOCK DIAGRAM

Loop

Filter

M2006-02A

DIF_REF0

nDIF_REF0

Rfec Div

DIF_REF1

FOUT0

P0 Div

VCSO

(1 or 4)

nFOUT0

nDIF_REF1

Mfin Div

Mfec Div

(1, 4, 8, or 32)

REF_SEL

Mfec / Rfec

Divider LUT

FOUT1

FEC_SEL3:0

FIN_SEL1:0

P1 Div

(1 or 4)

nFOUT1

Mfin Divider

LUT

P0_SEL

Figure 2: Simplified Block Diagram

P1_SEL

M2006-02A Datasheet Rev 1.0

Revised 28Jul2004

M2006-02A VCSO Based FEC Clock PLL

Integrated Circuit Systems, Inc. ● Networking & Communications ● www.icst.com ● tel (508) 852-5400

12 3 4 5 6 7 8

中文翻译

下载PDF

与M2006-02AI644.5313LF相关器件

型号	品牌	获取价格	描述	数据表
M2006-02AI666.5143LF	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02AI669.3120LF	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02AI669.3266	ICSI	获取价格	VCSO BASED FEC CLOCK PLL
M2006-02AI669.3266	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02AI669.3266LF	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02AI669.6429	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02AI669.6429	ICSI	获取价格	VCSO BASED FEC CLOCK PLL
M2006-02AI672.1600LF	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02I622.0800	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), CQCC36, 9 X 9 MM, CERAMIC,
M2006-02I-622.0800	IDT	获取价格	PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36, 9 X 9 MM, CERAMIC,

与M2006-02AI644.5313LF相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

M2006-02AI644.5313LF

M2006-02AI644.5313LF 技术参数

M2006-02AI644.5313LF 数据手册

与M2006-02AI644.5313LF相关器件

与M2006-02AI644.5313LF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M2006-02AI644.5313LF

M2006-02AI644.5313LF 技术参数

M2006-02AI644.5313LF 数据手册

与M2006-02AI644.5313LF相关器件

与M2006-02AI644.5313LF相关文章

您还可以找

您在本页遇到什么问题？