5秒后页面跳转
M1AGL400V2-FCSG196 PDF预览

M1AGL400V2-FCSG196

更新时间: 2024-11-03 05:36:11
品牌 Logo 应用领域
ACTEL 现场可编程门阵列可编程逻辑
页数 文件大小 规格书
216页 6519K
描述
Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA196, 8 X 8 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, CSP-196

M1AGL400V2-FCSG196 数据手册

 浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第2页浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第3页浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第4页浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第5页浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第6页浏览型号M1AGL400V2-FCSG196的Datasheet PDF文件第7页 
v1.4  
®
IGLOO Low-Power Flash FPGAs  
with Flash*Freeze Technology  
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip  
Features and Benefits  
• Single-Ended  
I/O  
Standards:  
LVTTL,  
LVCMOS  
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X , and  
Low Power  
LVCMOS 2.5 V / 5.0 V Input  
• 1.2 V to 1.5 V Core Voltage Support for Low Power  
• Supports Single-Voltage System Operation  
• 5 µW Power Consumption in Flash*Freeze Mode  
• Low-Power Active FPGA Operation  
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-  
LVDS (AGL250 and above)  
• Wide Range Power Supply Voltage Support per JESD8-B,  
Allowing I/Os to Operate from 2.7 V to 3.6 V  
• Flash*Freeze Technology Enables Ultra-Low Power  
Consumption while Maintaining FPGA Content  
• Wide Range Power Supply Voltage Support per JESD8-12,  
Allowing I/Os to Operate from 1.14 V to 1.575 V  
• I/O Registers on Input, Output, and Enable Paths  
HighEasCyaEpntarycittoy/ Exit from Ultra-Low-Power Flash*Freeze Mode  
• Hot-Swappable and Cold-Sparing I/Os  
• 15 k to 1 Million System Gates  
• Programmable Output Slew Rate and Drive Strength  
• Up to 144 kbits of True Dual-Port SRAM  
• Up to 300 User I/Os  
• Weak Pull-Up/-Down  
• IEEE 1149.1 (JTAG) Boundary Scan Test  
• Pin-Compatible Packages across the IGLOO Family  
Reprogrammable Flash Technology  
• 130-nm, 7-Layer Metal, Flash-Based CMOS Process  
• Live-at-Power-Up (LAPU) Level 0 Support  
• Single-Chip Solution  
Clock Conditioning Circuit (CCC) and PLL†  
• Six CCC Blocks, One with an Integrated PLL  
• Configurable  
Phase  
Shift, Multiply/Divide,  
Delay  
• Retains Programmed Design When Powered Off  
Capabilities, and External Feedback  
In-System Programming (ISP) and Security  
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)  
• Secure ISP Using On-Chip 128-Bit Advanced Encryption  
®
®
Embedded Memory  
Standard (AES) Decryption (except ARM -enabled IGLOO  
• 1 kbit of FlashROM User Nonvolatile Memory  
devices) via JTAG (IEEE 1532–compliant)  
®
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM  
to Secure FPGA Contents  
HighFla-PsheLrofcokrmance Routing Hierarchy  
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)  
ARMTruPerDoucael-sPsoortrSSRAuMpp(eoxrctepitn×I1G8)LOO FPGAs  
• M1 IGLOO Devices—Cortex™-M1 Soft Processor Available  
with or without Debug  
AdvSaegnmceendteId/O, Hierarchical Routing and Clock Structure  
• 700 Mbps DDR, LVDS-Capable I/Os (AGL250 and above)  
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
IGLOO Product Family  
IGLOO Devices  
AGL015  
AGL030  
AGL060 AGL125  
AGL250  
AGL400  
AGL600  
AGL1000  
ARM-Enabled IGLOO Devices  
System Gates  
M1AGL250 M1AGL400 M1AGL600 M1AGL1000  
15 k  
128  
384  
5
30 k  
256  
768  
5
60 k  
512  
1,536  
10  
125 k  
1,024  
3,072  
16  
250 k  
2,048  
6,144  
24  
400 k  
600 k  
1 M  
Typical Equivalent Macrocells  
VersaTiles (D-flip-flops)  
Flash*Freeze Mode (typical, µW)  
RAM kbits (1,024 bits)  
4,608-Bit Blocks  
9,216  
32  
13,824  
36  
24,576  
53  
18  
36  
36  
54  
108  
24  
144  
32  
4
8
8
12  
FlashROM Bits  
1 k  
1 k  
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1
Secure (AES) ISP  
2
Integrated PLL in CCCs  
3
VersaNet Globals  
6
6
18  
18  
18  
18  
18  
18  
I/O Banks  
2
2
2
2
4
4
4
4
Maximum User I/Os  
49  
81  
96  
133  
143  
194  
235  
300  
Package Pins  
UC/CS  
4
4,5  
UC81/CS81  
CS121  
CS196  
CS196  
CS196  
CS281  
CS281  
QFN  
QN68  
QN48, QN68, QN132  
QN132  
QN132 QN132  
VQFP  
FBGA  
VQ100  
VQ100  
VQ100  
FG144  
VQ100  
FG144  
5
FG144  
FG144,  
FG256,  
FG484  
FG144,  
FG256,  
FG484  
FG144,  
FG256,  
FG484  
Notes:  
1. AES is not available for ARM-enabled IGLOO devices.  
2. AGL060 in CS121 does not support the PLL.  
3. Six chip (main) and twelve quadrant global networks are available for AGL060 and above.  
4. The M1AGL250 device does not support this package.  
5. Device/package support TBD  
6. The IGLOOe handbook provides information on higher densities and additional features.  
† AGL015 and AGL030 devices do not support this feature.  
‡ Supported only by AGL015 and AGL030 devices.  
February 2009  
I
© 2009 Actel Corporation  

与M1AGL400V2-FCSG196相关器件

型号 品牌 获取价格 描述 数据表
M1AGL400V2-FFG144 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA144, 13 X 13 MM, 1.45 MM
M1AGL400V2-FFG256 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA256, 17 X 17 MM, 1.60 MM
M1AGL400V2-FFG484 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA484, 23 X 23 MM, 2.23 MM
M1AGL400V2-FFGG144 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA144, 13 X 13 MM, 1.45 MM
M1AGL400V2-FFGG484 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA484, 23 X 23 MM, 2.23 MM
M1AGL400V2-FG144 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA144, 13 X 13 MM, 1.45 MM
M1AGL400V2-FG144I ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA144, 13 X 13 MM, 1.45 MM
M1AGL400V2-FG256 ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA256, 17 X 17 MM, 1.60 MM
M1AGL400V2-FG256I ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA256, 17 X 17 MM, 1.60 MM
M1AGL400V2-FG484I ACTEL

获取价格

Field Programmable Gate Array, 9216 CLBs, 400000 Gates, CMOS, PBGA484, 23 X 23 MM, 2.23 MM