P r e l i m i n a r y I n f o r m a t i o n
Integrated
Circuit
Systems, Inc.
M1040
VCSO BASED CLOCK PLL WITH AUTOSWITCH
GENERAL DESCRIPTION
The M1040 is a VCSO (Voltage Controlled SAW
Oscillator) based clock generator
PIN ASSIGNMENT (9 x 9 mm SMT)
PLL designed for clock protection,
frequency translation and jitter
attenuation in OC-12/48 class optical
networking systems. It features dual
differential inputs with two modes of
input selection: manual and
MR_SEL1
MR_SEL0
REF_ACK
LOL
P_SEL
INIT
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
28
29
30
31
32
33
18
17
16
15
14
13
12
11
automatic upon clock failure. The clock multiplication
ratios and output divider ratio are pin selectable. This
device provides two outputs. External loop components
allow the tailoring of PLL loop response.
M1040
NBW
VCC
( T o p V i e w )
DNC
DNC
DNC
34
35
36
10
GND
FEATURES
◆ Integrated SAW (surface acoustic wave) delay line;
low phase jitter of < 0.5ps rms, typical (12kHz to
20MHz)
◆ Output frequencies of 62.5 to 175 MHz *; Two differen-
tial LVPECL outputs (CML, LVDS options available)
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using M1040-11-155.5200
◆ Loss of Lock (LOL) indicator output
◆ Narrow Bandwidth control input (NBW pin);
Initialization (INIT) input overrides NBW at power-up
◆ Dual reference clock inputs support LVDS, LVPECL,
PLL Ratio
Output Clock
Input Reference
Clock (MHz)
LVCMOS, LVTTL
(Pin Selectable)
(MHz)
(Pin Selectable)
◆ AutoSwitch (AUTO pin) - automatic (non-revertive)
reference clock reselection upon clock failure; Hitless
Switching (HS), Phase Build-out (PBO) options enable
SONET (GR-253)/SDH (G.813) MTIE/TDEV compliance
19.44
77.76
155.52
622.08
8
2
1
155.52
or
77.76
◆ Acknowledge pin (REF_ACK pin) indicates the actively
selected reference input
0.25
Table 1: Example I/O Clock Frequency Combinations
* Specify VCSO center frequency at time of order.
◆ Industrial temperature available
◆ Single 3.3V power supply
◆ Small 9 x 9 mm SMT (surface mount) package
SIMPLIFIED BLOCK DIAGRAM
Loop Filter
M1040
NBW
PLL
Phase
MUX
Detector
DIF_REF0
nDIF_REF0
0
R Div
VCSO
DIF_REF1
nDIF_REF1
1
REF_ACK
REF_SEL
M Divider
0
LOL
Phase
1
AUTO
Detector
Auto
Ref Sel
INIT
LOL
FOUT0
nFOUT0
P Divider
(1 or 2)
M / R Divider
LUT
3
FOUT1
MR_SEL2:0
nFOUT1
P_SEL
Figure 2: Simplified Block Diagram
M1040 Datasheet Rev 0.1
Revised 11Nov2003
M1040 VCSO Based Clock PLL with AutoSwitch
Integrated Circuit Systems, Inc. ● Communications Modules ● www.icst.com ● tel (508) 852-5400