LTC2285CUP-TR

更新时间： 2024-11-07 05:43:43

品牌	Logo	应用领域
凌特 - Linear		/
页数	文件大小	规格书
24页	581K
描述
Dual 14-Bit, 125Msps Low Power 3V ADC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LTC2285CUP-TR 数据手册

LTC2285

Dual 14-Bit, 125Msps

Low Power 3V ADC

DESCRIPTION

The LTC^®2285 is a 14-bit 125Msps, low power dual 3V

A/D converter designed for digitizing high frequency,

wide dynamic range signals. The LTC2285 is perfect for

demanding imaging and communications applications

with AC performance that includes 72.2dB SNR and 82dB

SFDR for signals at the Nyquist frequency.

FEATURES

Integrated Dual 14-Bit ADCs

Sample Rate: 125Msps

Single 3V Supply (2.85V to 3.4V)

Low Power: 790mW

72.4dB SNR, 88dB SFDR

11ꢁdB Channel ꢀsolation at 1ꢁꢁMHz

Flexible ꢀnput: 1V to 2V Range

P-P

Typical DC specs include 1.5LSB ꢀNL, ꢁ.0LSB DNL. The

04ꢁMHz Full Power Bandwidth S/H

transition noise is a low 1.3LSB

RMS

Clock Duty Cycle Stabilizer

A single 3V supply allows low power operation. A separate

output supply allows the outputs to drive ꢁ.5V to 3.0V

logic.

Shutdown and Nap Modes

Data Ready Output Clock

Pin Compatible Family

125Msps: LTC2283 (12-Bit), LTC2285 (14-Bit)

1ꢁ5Msps: LTC2282 (12-Bit), LTC2284 (14-Bit)

8ꢁMsps: LTC2294 (12-Bit), LTC2299 (14-Bit)

05Msps: LTC2293 (12-Bit), LTC2298 (14-Bit)

4ꢁMsps: LTC2292 (12-Bit), LTC2297 (14-Bit)

04-Pin (9mm × 9mm) QFN Package

A single-ended CLK input controls converter operation.

An optional clock duty cycle stabilizer allows high perfor-

mance at full speed for a wide range of clock duty cycles.

A data ready output clock (CLKOUT) can be used to latch

the output data.

L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other

trademarks are the property of their respective owners.

APPLICATIONS

Wireless and Wired Broadband Communication

ꢀmaging Systems

Spectral Analysis

Portable ꢀnstrumentation

TYPICAL APPLICATION

SNR vs Input Frequency,

–1dB, 2V Range

14-BꢀT

PꢀPELꢀNED

ADC CORE

ꢀNPUT

S/H

ANALOG

ꢀNPUT A

D13A

7ꢁ

OUTPUT

DRꢀVERS

•

–

DꢁA

OGND

CLOCK/DUTY CYCLE

CONTROL

CLK A

CLK B

MUX

CLOCK/DUTY CYCLE

CONTROL

CLKOUT

ꢁ

1ꢁꢁ 15ꢁ 2ꢁꢁ 25ꢁ 3ꢁꢁ 35ꢁ

5ꢁ

D13B

OUTPUT

DRꢀVERS

•

2285 TAꢁ1b

ꢀNPUT FREQUENCY (MHz)

14-BꢀT

PꢀPELꢀNED

ADC CORE

ANALOG

ꢀNPUT B

ꢀNPUT

S/H

DꢁB

–

OGND

2285 TAꢁ1

2285fb

12 3 4 5 6 7...24

中文翻译

下载PDF

与LTC2285CUP-TR相关器件

型号	品牌	获取价格	描述	数据表
LTC2285CUP-TRPBF	Linear	获取价格	Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285IUP	Linear	获取价格	Dual 14-Bit, 135Msps Low Power 3.3V ADC
LTC2285IUP#3CGPBF	Linear	获取价格	IC PROPRIETARY METHOD ADC, PQCC64, 9 X 9 MM, LEAD FREE, PLASTIC, QFN-64, Analog to Digital
LTC2285IUP#PBF	Linear	获取价格	LTC2285 - Dual 14-Bit, 125Msps Low Power 3V ADC; Package: QFN; Pins: 64; Temperature Range
LTC2285IUP#TRPBF	Linear	获取价格	暂无描述
LTC2285IUP-3CGPBF	Linear	获取价格	Dual 14-Bit, 135Msps Low Power 3.3V ADC
LTC2285IUP-PBF	Linear	获取价格	Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285IUP-TR	Linear	获取价格	Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285IUP-TRPBF	Linear	获取价格	Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285UP	Linear	获取价格	Dual 14-Bit, 125Msps Low Power 3V ADC

与LTC2285CUP-TR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC2285CUP-TR

LTC2285CUP-TR 数据手册

与LTC2285CUP-TR相关器件

与LTC2285CUP-TR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC2285CUP-TR

LTC2285CUP-TR 数据手册

与LTC2285CUP-TR相关器件

与LTC2285CUP-TR相关文章

您还可以找

您在本页遇到什么问题？