LTC2242-12
12-Bit, 250Msps ADC
FEATURES
DESCRIPTION
The LTC®2242-12 is a 250Msps, sampling 12-bit A/D con-
verterdesignedfordigitizinghighfrequency,widedynamic
range signals. The LTC2242-12 is perfect for demanding
communications applications with AC performance that
includes 65.4dB SNR and 78dB SFDR. Ultralow jitter of
n
Sample Rate: 250Msps
n
65.4dB SNR
n
78dB SFDR
n
1.2GHz Full Power Bandwidth S/H
n
Single 2.5V Supply
n
Low Power Dissipation: 740mW
95fs
allows IF undersampling with excellent noise
RMS
performance.
n
LVDS, CMOS, or Demultiplexed CMOS Outputs
n
Selectable Input Ranges: 0.5V or 1V
DC specs include 1.0LSB INL (typ), 0.4LSB DNL (typ)
and no missing codes over temperature.
n
No Missing Codes
n
Optional Clock Duty Cycle Stabilizer
n
The digital outputs can be either differential LVDS, or
single-ended CMOS. There are three format options for
the CMOS outputs: a single bus running at the full data
rate or two demultiplexed buses running at half data rate
witheitherinterleavedorsimultaneousupdate. Aseparate
output power supply allows the CMOS output swing to
range from 0.5V to 2.625V.
Shutdown and Nap Modes
n
Data Ready Output Clock
n
Pin Compatible Family
250Msps: LTC2242-12 (12-Bit), LTC2242-10 (10-Bit)
210Msps: LTC2241-12 (12-Bit), LTC2241-10 (10-Bit)
170Msps: LTC2240-12 (12-Bit), LTC2240-10 (10-Bit)
185Msps: LTC2220-1 (12-Bit)*
170Msps: LTC2220 (12-Bit), LTC2230 (10-Bit)*
135Msps: LTC2221 (12-Bit), LTC2231 (10-Bit)*
+
–
The ENC and ENC inputs may be driven differentially or
single ended with a sine wave, PECL, LVDS, TTL, or CMOS
inputs. An optional clock duty cycle stabilizer allows high
performance over a wide range of clock duty cycles.
n
64-Pin 9mm × 9mm QFN Package
APPLICATIONS
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
*LTC2220-1, LTC2220, LTC2221, LTC2230, LTC2231 are 3.3V parts.
n
Wireless and Wired Broadband Communication
n
Cable Head-End Systems
n
Power Amplifier Linearization
n
Communications Test Equipment
TYPICAL APPLICATION
2.5V
SFDR vs Input Frequency
V
DD
0.5V
TO 2.625V
85
80
75
70
65
60
55
50
45
40
REFH
REFL
FLEXIBLE
REFERENCE
OV
DD
D11
+
12-BIT
PIPELINED
ADC CORE
CMOS
OR
LVDS
•
•
•
1V RANGE
CORRECTION
LOGIC
ANALOG
INPUT
OUTPUT
DRIVERS
INPUT
S/H
–
D0
2V RANGE
OGND
CLOCK/DUTY
CYCLE
CONTROL
0
100 200 300 400 500 600 700 800 9001000
INPUT FREQUENCY (MHz)
224212 G11
224212 TA01
ENCODE
INPUT
224212fc
1