Datasheet > LTC1853

LTC1853

更新时间： 2023-12-20 18:44:11

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
24页	239K
描述
8 通道、12 位、400ksps、低功率、采样 ADC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LTC1853 数据手册

LTC1852/LTC1853

PIN FUNCTIONS

CH0toCH7(Pins1to8):AnalogInputPins.Inputpinscan

be used single ended relative to the analog input common

pin or differentially in pairs (CH0 and CH1, CH2 and CH3,

CH4 and CH5, CH6 and CH7).

A2 /S5, A1 /S4, A0 /S3 (Pins 18 to 20): Three-

OUT OUT OUT

StateDigitalMUXAddressOutputs.ActivewhenRDislow.

Following a conversion, the MUX address of the present

conversion is available on these pins concurrent with the

conversionresult. InReadbackmode, theMUXaddressof

thecurrentsequencerlocation(S5-S3)isavailableonthese

COM(Pin9):AnalogInputCommonPin. Forsingle-ended

operation (DIFF = 0), COM is the “–” analog input. COM

is disabled when DIFF is high.

pins. The outputs swing between OV and OGND.

D9/S2(Pin21,LTC1852):Three-StateDigitalDataOutput.

Active when RD is low. Following a conversion, bit 9 of the

present conversion is available on this pin. In Readback

mode, the unipolar/bipolar bit of the current sequencer

location (S2) is available on this pin. The output swings

REFOUT(Pin10):Internal2.5VReferenceOutput. Bypass

to analog ground plane with 1μF.

REFIN (Pin 11): Reference Mode Select/Reference Buffer

Input. REFIN selects the reference mode and acts as the

reference buffer input. REFIN tied to ground (Logic 0) will

produce 2.048V on the REFCOMP pin. REFIN tied to the

positive supply (Logic 1) disables the reference buffer

to allow REFCOMP to be driven externally. For voltages

between 1V and 2.6V, the reference buffer produces an

output voltage on the REFCOMP pin equal to 1.6384 times

the voltage on REFIN (4.096V on REFCOMP for a 2.5V

input on REFIN).

between OV and OGND.

D11/S2(Pin21,LTC1853):Three-StateDigitalDataOutput.

Active when RD is low. Following a conversion, bit 11 of

thepresentconversionisavailableonthispin.InReadback

mode, the unipolar/bipolar bit of the current sequencer

location (S2) is available on this pin. The output swings

between OV and OGND.

D8/S1(Pin22,LTC1852):Three-StateDigitalDataOutputs.

Active when RD is low. Following a conversion, bit 8 of the

present conversion is available on this pin. In Readback

mode, the gain bit of the current sequencer location (S1)

REFCOMP (Pin 12): Reference Buffer Output. REFCOMP

setsthefull-scaleinputspan.Thereferencebufferproduces

an output voltage on the REFCOMP pin equal to 1.6384

times the voltage on the REFIN pin (4.096V on REFCOMP

for a 2.5V input on REFIN). REFIN tied to ground will

produce 2.048V on the REFCOMP pin. REFCOMP can be

driven externally if REFIN is tied to the positive supply.

Bypass to analog ground plane with 10μF tantalum in

parallel with 0.1μF ceramic or 10μF ceramic.

is available on this pin. The output swings between OV

and OGND.

D10/S1 (Pin 22, LTC1853): Three-State Digital Data

Outputs. Active when RD is low. Following a conversion,

bit 10 of the present conversion is available on this pin.

In Readback mode, the gain bit of the current sequencer

location (S1) is available on this pin. The output swings

GND (Pins 13, 16): Ground. Tie to analog ground plane.

(Pins 14, 15): Positive Supply. Bypass to analog

between OV and OGND.

ground plane with 10μF tantalum in parallel with 0.1μF

D7/S0(Pin23,LTC1852):Three-StateDigitalDataOutputs.

Active when RD is low. Following a conversion, bit 7 of the

present conversion is available on this pin. In Readback

mode, the end of sequence bit of the current sequencer

location (S0) is available on this pin. The output swings

ceramic or 10μF ceramic.

DIFF /S6 (Pin 17): Three-State Digital Data Output.

OUT

Active when RD is low. Following a conversion, the

single-ended/differential bit of the present conversion is

availableonthispinconcurrentwiththeconversionresult.

In Readback mode, the single-ended/differential bit of the

current sequencer location (S6) is available on this pin.

between OV and OGND.

The output swings between OV and OGND.

18523fa

1...4 5 678 9 10...24

中文翻译

下载PDF

与LTC1853相关器件

型号	品牌	获取价格	描述	数据表
LTC1853_15	Linear	获取价格	8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW	Linear	获取价格	8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW#PBF	Linear	获取价格	LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW#TR	Linear	获取价格	LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW#TRPBF	Linear	获取价格	LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW-PBF	Linear	获取价格	8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW-TRPBF	Linear	获取价格	8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853IFW	Linear	获取价格	8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853IFW#PBF	Linear	获取价格	LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853IFW#TR	Linear	获取价格	暂无描述

与LTC1853相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC1853

LTC1853 数据手册

与LTC1853相关器件

与LTC1853相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC1853

LTC1853 数据手册

与LTC1853相关器件

与LTC1853相关文章

您还可以找

您在本页遇到什么问题？