5秒后页面跳转
捷配首页

Datasheet > LTC1853
LTC1853 PDF预览

LTC1853

更新时间： 2023-12-20 18:44:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 239K
描述
8 通道、12 位、400ksps、低功率、采样 ADC

阅读下载

中文翻译

获取价格

LTC1853 数据手册

 浏览型号LTC1853的Datasheet PDF文件第3页浏览型号LTC1853的Datasheet PDF文件第4页浏览型号LTC1853的Datasheet PDF文件第5页浏览型号LTC1853的Datasheet PDF文件第7页浏览型号LTC1853的Datasheet PDF文件第8页浏览型号LTC1853的Datasheet PDF文件第9页 
LTC1852/LTC1853  
The ● denotes the specifications which apply over the full operating temperature  
TIMING CHARACTERISTICS  
range, otherwise specifications are at TA = 25°C. (Note 5)  
SYMBOL  
PARAMETER  
CONDITIONS  
(Note 10)  
MIN  
50  
10  
10  
50  
50  
10  
TYP  
MAX  
UNITS  
ns  
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CONVST High Time  
Latch Setup Time  
●
●
●
●
●
●
13  
(Note 10)  
ns  
14  
15  
16  
Latch Hold Time  
(Notes 9, 10)  
(Note 10)  
ns  
WR Low Time  
ns  
WR High Time  
(Note 10)  
ns  
17  
18  
19  
20  
21  
22  
M1 to M0 Setup Time  
M0 to BUSY Delay  
M0 to WR (or RD) Setup Time  
M0 High Pulse Width  
RD High Time Between Readback Reads  
Last WR (or RD) to M0  
M0 to RD Setup Time  
M0 to CONVST  
(Notes 9, 10)  
M1 High  
ns  
20  
ns  
(Notes 9, 10)  
(Note 10)  
●
●
●
●
●
●
t
ns  
19  
50  
50  
10  
ns  
(Note 10)  
ns  
(Note 10)  
ns  
23  
(Notes 9, 10)  
(Note 10)  
t
t
ns  
24  
25  
26  
27  
19  
19  
ns  
Aperture Delay  
–0.5  
2
ns  
Aperture Jitter  
ps  
RMS  
Note 1: Stresses beyond those listed under Absolute Maximum Ratings  
may cause permanent damage to the device. Exposure to any Absolute  
Maximum Rating condition for extended periods may affect device  
reliability and lifetime.  
Note 2: All voltage values are with respect to ground with OGND and GND  
wired together unless otherwise noted.  
straight line passing through the actual end points of the transfer curve.  
The deviation is measured from the center of the quantization band.  
Note 8: Bipolar offset is the offset voltage measured from –0.5LSB when  
the output code flickers between 1111 1111 1111 and 0000 0000 0000.  
For the LTC1853 and between 11 1111 1111 and 00 0000 0000 for the  
LTC1852.  
Note 3: When these pin voltages are taken below ground or above V  
,
Note 9: Guaranteed by design, not subject to test.  
Note 10: Recommended operating conditions.  
Note 11: The falling CONVST edge starts a conversion. If CONVST returns  
high at a critical point during the conversion it can create small errors.  
For the best results, ensure that CONVST returns high either within 400ns  
after the start of the conversion or after BUSY rises.  
DD  
they will be clamped by internal diodes. This product can handle input  
currents of 100mA below ground or above V without latchup.  
DD  
Note 4: When these pin voltages are taken below ground, they will be  
clamped by internal diodes. This product can handle input currents of  
100mA below ground without latchup. These pins are not clamped to V  
.
DD  
Note 5: V = 5V, f  
= 400kHz, t = t = 2ns unless otherwise  
DD  
SAMPLE  
r f  
Note 12: The analog input range is determined by the voltage on  
REFCOMP. The gain error specification is tested with an external 4.096V  
but is valid for any value of REFCOMP greater than 2V and less than  
specified.  
Note 6: Linearity, offset and full-scale specifications apply for a single-  
ended input on any channel with COM grounded.  
(V – 0.5V.)  
DD  
Note 7: Integral nonlinearity is defined as the deviation of a code from a  
Note 13: MUX address is updated immediately after BUSY falls.  
TYPICAL PERFORMANCE CHARACTERISTICS  
8192 Point FFT with  
fIN = 39.599kHz  
Differential Linearity  
0
–20  
1.0  
0.5  
0
–40  
–60  
–80  
–0.5  
–1.0  
–100  
–120  
0
200  
0
4096  
FREQUENCY (kHz)  
CODE  
1852 F03  
1852 F02  
18523fa  
6
1...3456789...24

中文翻译

下载PDF

与LTC1853相关器件

型号 品牌 获取价格 描述 数据表
LTC1853_15 Linear

获取价格

 		8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW Linear

获取价格

 		8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW#PBF Linear

获取价格

 		LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW#TR Linear

获取价格

 		LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW#TRPBF Linear

获取价格

 		LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853CFW-PBF Linear

获取价格

 		8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853CFW-TRPBF Linear

获取价格

 		8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853IFW Linear

获取价格

 		8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
LTC1853IFW#PBF Linear

获取价格

 		LTC1853 - 8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs; Package: TSSOP; Pin
LTC1853IFW#TR Linear

获取价格

 		暂无描述

与LTC1853相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证