5秒后页面跳转
LMX2492RTWR PDF预览

LMX2492RTWR

更新时间: 2023-09-03 20:28:05
品牌 Logo 应用领域
德州仪器 - TI 脉冲
页数 文件大小 规格书
41页 1910K
描述
具有斜坡/线性调频脉冲生成功能的 500MHz 至 14GHz 宽带、低噪声分数 N PLL | RTW | 24 | -40 to 85

LMX2492RTWR 数据手册

 浏览型号LMX2492RTWR的Datasheet PDF文件第3页浏览型号LMX2492RTWR的Datasheet PDF文件第4页浏览型号LMX2492RTWR的Datasheet PDF文件第5页浏览型号LMX2492RTWR的Datasheet PDF文件第7页浏览型号LMX2492RTWR的Datasheet PDF文件第8页浏览型号LMX2492RTWR的Datasheet PDF文件第9页 
LMX2492, LMX2492-Q1  
ZHCSCB6 MARCH 2014  
www.ti.com.cn  
Electrical Characteristics (continued)  
(3.15 V Vcc 3.45 V. Vcc Vcp 5.25 V. Typical values are at Vcc = Vcp = 3.3 V, 25 °C.  
-40°C TA 85 °C for the LMX2492 and -40°C TA 125 °C for the LMX2492-Q1 ; except as specified.)  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
LOGIC OUTPUT TERMINALS (MUXout,TRIG1,TRIG2,MOD)  
0.8 x  
Vcc  
VOH  
VOL  
Output High Voltage  
Output Low Voltage  
Vcc  
0
V
V
0.2 x Vcc  
LOGIC INPUT TERMINALS (CE,CLK,DATA,LE,MUXout,TRIG1,TRIG2,MOD)  
VIH  
Input High Voltage  
Input Low Voltage  
Input Leakage  
1.4  
0
Vcc  
0.6  
5
V
V
VIL  
IIH  
-5  
5
1
uA  
us  
us  
TCELOW  
TCEHIGH  
Chip enable Low Time  
Chip enable High Time  
5
7.6 Timing Requirements, Programming Interface (CLK, DATA, LE)  
SYMBOL  
PARAMETER  
MIN  
35  
10  
10  
25  
25  
10  
10  
TYP  
MAX  
UNIT  
ns  
TCE  
Clock To LE Low Time  
TCS  
Data to Clock Setup Time  
Data to Clock Hold Time  
Clock Pulse Width High  
Clock Pulse Width Low  
Enable to Clock Setup Time  
Enable Pulse Width High  
ns  
TCH  
ns  
TCWH  
TCWL  
TCES  
TEWH  
ns  
ns  
ns  
ns  
7.7 Serial Data Input Timing  
MSB  
LSB  
D0  
DATA  
CLK  
LE  
R/W  
A15  
t
t
CWH  
CS  
t
CE  
t
t
CH  
CES  
t
CWL  
t
EWH  
There are several other considerations for programming:  
The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the LE  
signal, the data is sent from the shift register to an actual counter.  
If no LE signal is given after the last data bit and the clock is kept toggling, then these bits will be read into  
the next lower register. This eliminates the need to send the address each time.  
A slew rate of at least 30 V/us is recommended for the CLK, DATA, and LE signals  
Timing specs also apply to readback. Readback can be done through the MUXout, TRIG1, TRIG2, or MOD  
terminals.  
6
Copyright © 2014, Texas Instruments Incorporated  

与LMX2492RTWR相关器件

型号 品牌 描述 获取价格 数据表
LMX2492RTWT TI 具有斜坡/线性调频脉冲生成功能的 500MHz 至 14GHz 宽带、低噪声分数 N PL

获取价格

LMX2502 NSC PLLatinum⑩ Frequency Synthesizer System with

获取价格

LMX2502 TI 具有集成 VCO 的频率合成器系统

获取价格

LMX2502LQ1635 NSC PLLatinum⑩ Frequency Synthesizer System with

获取价格

LMX2502LQ1635/NOPB TI 具有集成 VCO 的频率合成器系统 | NJB | 28 | -30 to 85

获取价格

LMX2502LQX1635 NSC PLLatinum⑩ Frequency Synthesizer System with

获取价格