LMX2492, LMX2492-Q1
ZHCSCB6 –MARCH 2014
www.ti.com.cn
Electrical Characteristics (continued)
(3.15 V ≤ Vcc ≤ 3.45 V. Vcc ≤Vcp ≤5.25 V. Typical values are at Vcc = Vcp = 3.3 V, 25 °C.
-40°C ≤ TA ≤ 85 °C for the LMX2492 and -40°C ≤ TA ≤ 125 °C for the LMX2492-Q1 ; except as specified.)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
LOGIC OUTPUT TERMINALS (MUXout,TRIG1,TRIG2,MOD)
0.8 x
Vcc
VOH
VOL
Output High Voltage
Output Low Voltage
Vcc
0
V
V
0.2 x Vcc
LOGIC INPUT TERMINALS (CE,CLK,DATA,LE,MUXout,TRIG1,TRIG2,MOD)
VIH
Input High Voltage
Input Low Voltage
Input Leakage
1.4
0
Vcc
0.6
5
V
V
VIL
IIH
-5
5
1
uA
us
us
TCELOW
TCEHIGH
Chip enable Low Time
Chip enable High Time
5
7.6 Timing Requirements, Programming Interface (CLK, DATA, LE)
SYMBOL
PARAMETER
MIN
35
10
10
25
25
10
10
TYP
MAX
UNIT
ns
TCE
Clock To LE Low Time
TCS
Data to Clock Setup Time
Data to Clock Hold Time
Clock Pulse Width High
Clock Pulse Width Low
Enable to Clock Setup Time
Enable Pulse Width High
ns
TCH
ns
TCWH
TCWL
TCES
TEWH
ns
ns
ns
ns
7.7 Serial Data Input Timing
MSB
LSB
D0
DATA
CLK
LE
R/W
A15
t
t
CWH
CS
t
CE
t
t
CH
CES
t
CWL
t
EWH
There are several other considerations for programming:
•
The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the LE
signal, the data is sent from the shift register to an actual counter.
•
If no LE signal is given after the last data bit and the clock is kept toggling, then these bits will be read into
the next lower register. This eliminates the need to send the address each time.
•
•
A slew rate of at least 30 V/us is recommended for the CLK, DATA, and LE signals
Timing specs also apply to readback. Readback can be done through the MUXout, TRIG1, TRIG2, or MOD
terminals.
6
Copyright © 2014, Texas Instruments Incorporated