Datasheet > LM1882J/883

LM1882J/883

更新时间： 2024-02-14 13:16:45

品牌	Logo	应用领域
德州仪器 - TI		商用集成电路
页数	文件大小	规格书
16页	236K
描述
SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

LM1882J/883 技术参数

生命周期：	Obsolete	包装说明：	DIP,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.65	商用集成电路类型：	CONSUMER CIRCUIT
JESD-30 代码：	R-GDIP-T20	长度：	24.51 mm
功能数量：	1	端子数量：	20
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	CERAMIC, GLASS-SEALED	封装代码：	DIP
封装形状：	RECTANGULAR	封装形式：	IN-LINE
认证状态：	Not Qualified	座面最大高度：	5.08 mm
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
表面贴装：	NO	温度等级：	MILITARY
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	宽度：	7.62 mm
Base Number Matches：	1

LM1882J/883 数据手册

Addressing Logic

The register addressing logic is composed of two blocks of

logic. The first is the address register and counter

(ADDRCNTR), and the second is the address decode

(ADDRDEC).

time the High Byte is written the address counter is incre-

mented by 1. The counter has been implemented to loop on

the initial value loaded into the address register. For exam-

ple: If a value of 0 was written into the address register then

the counter would count from 0 to 18 before resetting back

to 0. If a value of 15 was written into the address register

then the counter would count from 15 to 18 before looping

back to 15. If a value greater than or equal to 18 is placed

into the address register the counter will continuously loop

on this value. Auto addressing is initiated on the falling edge

of LOAD when ADDRDATA is 0 and LHBYTE is 1. Incre-

menting and loading of data registers will not commence

until the falling edge of LOAD after ADDRDATA goes to 1.

The next rising edge of LOAD will load the first byte of data.

Auto Incrementing is disabled on the falling edge of LOAD

after ADDRDATA and LHBYTE goes low.

ADDRCNTR LOGIC

Addresses for the data registers can be generated by one of

two methods. Manual addressing requires that each byte of

each register that needs to be loaded needs to be ad-

dressed. To load both bytes of all 19 registers would require

a total of 57 load cycles (19 address and 38 data cycles).

Auto Addressing requires that only the initial register value

be specified. The Auto Load sequence would require only

39 load cycles to completely program all registers (1 ad-

dress and 38 data cycles). In the auto load sequence the

low order byte of the data register will be written first fol-

lowed by the high order byte on the next load cycle. At the

Manual Addressing Mode

Load Falling Edge

Cycle

Load Rising Edge

Enable Manual Addressing

Enable Lbyte Data Load

Enable Hbyte Data Load

Enable Manual Addressing

Enable Lbyte Data Load

Enable Hbyte Data Load

Load Address m

Load Lbyte m

Load Hbyte m

Load Address n

Load Lbyte n

Load Hbyte n

TL/F/10137–7

Auto Addressing Mode

Load Falling Edge

Cycle

Load Rising Edge

Enable Auto Addressing

Enable Lbyte Data Load

Enable Hbyte Data Load

Enable Lbyte Data Load

Enable Hbyte Data Load

Enable Manual Addressing

Load Start Address n

Load Lbyte (n)

Load Hbyte (n); Inc Counter

Load Lbyte (n 1)

Load Hbyte (n 1); Inc Counter

Load Address

TL/F/10137–8

1...3 4 567 8 9...16

下载PDF

与LM1882J/883相关器件

型号	品牌	描述	获取价格	数据表
LM1882L	TI	SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20	获取价格
LM1882P	TI	SPECIALTY CONSUMER CIRCUIT, PDIP20, PLASTIC, DIP-20	获取价格
LM1882-R	NSC	Programmable Video Sync Generator	获取价格
LM1882RCM	ETC	TV/Video Sync Circuit	获取价格
LM1882-RCM	NSC	Programmable Video Sync Generator	获取价格
LM1882-RCMX	TI	SPECIALTY CONSUMER CIRCUIT, PDSO20, SOIC-20	获取价格

与LM1882J/883相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

15
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

15
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

13
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

10

产品中心

服务支持

精选活动

关于我们

帮助中心

LM1882J/883

LM1882J/883 技术参数

LM1882J/883 数据手册

与LM1882J/883相关器件

与LM1882J/883相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LM1882J/883

LM1882J/883 技术参数

LM1882J/883 数据手册

与LM1882J/883相关器件

与LM1882J/883相关文章

您还可以找

您在本页遇到什么问题？