LAN9211
High-Performance Small Form Factor Single-Chip Ethernet
Controller with HP Auto-MDIX Support
• Single chip Ethernet controller
- Fully compliant with IEEE 802.3/802.3u stan-
Highlights
• Optimized for high performance applications
dards
• Efficient architecture with low CPU overhead
- Integrated Ethernet MAC and PHY
• Easily interfaces to most 16-bit embedded CPU’s
- 10BASE-T and 100BASE-TX support
• Integrated PHY with HP Auto-MDIX support
- Full- and Half-duplex support
• Integrated checksum offload engine helps reduce
CPU load
• Low pin count and small body size package for
small form factor system designs
- Full-duplex flow control
- Backpressure for half-duplex flow control
- Preamble generation and removal
- Automatic 32-bit CRC generation and
• Supports audio & video streaming over Ethernet:
checking
1-2 high-definition (HD) MPEG2 streams
- Automatic payload padding and pad removal
- Loop-back modes
Target Applications
• Flexible address filtering modes
- One 48-bit perfect address
- 64 hash-filtered multicast addresses
- Pass all multicast
- Promiscuous mode
- Inverse filtering
- Pass all incoming with status report
- Disable reception of broadcast packets
• Integrated 10/100 Ethernet PHY
- Supports HP Auto-MDIX
• Cable, satellite, and IP set-top boxes
• Digital video recorders and DVD recorder/players
• Digital TV
• Digital media clients/servers and home gateways
• Video-over IP solutions, IP PBX & video phones
• Wireless routers & access points
• High-end audio distribution systems
Key Benefits
- Auto-negotiation
- Supports energy-detect power down
• Host bus interface
- Simple, SRAM-like interface
- 16-bit data bus
- 16Kbyte FIFO with flexible TX/RX allocation
- One configurable host interrupt
• Miscellaneous features
- Small form factor, 56-pin QFN RoHS Compli-
ant package
• Non-PCI Ethernet controller for high performance
sensitive applications
- 16-bit interface with fast bus cycle times
- Burst-mode read support
• Minimizes dropped packets
- Internal buffer memory can store over 200
packets
- Automatic PAUSE and back-pressure flow
control
• Minimizes CPU overhead
- Supports Slave-DMA
- Interrupt Pin with Programmable Hold-off
timer
• Reduces system cost and increases design flexi-
bility
• SRAM-like interface easily interfaces to most
embedded CPU’s or SoC’s
• Reduced Power Modes
- Numerous power management modes
- Wake on LAN
- Integrated 1.8V regulator
- Integrated checksum offload engine
- Mixed endian support
- General Purpose Timer
- Optional EEPROM interface
- Support for 3 status LEDs multiplexed with
Programmable GPIO signals
• Single 3.3V Power Supply with 5V tolerant
I/O
• 0C to +70C Commercial Temperature Support
- Magic packet wakeup
- Wakeup indicator event signal
- Link Status Change
2006-2017 Microchip Technology Inc.
DS00002414A-page 1