5秒后页面跳转
捷配首页

Datasheet > LA4128ZC-75TN100E
LA4128ZC-75TN100E PDF预览

LA4128ZC-75TN100E

更新时间： 2024-10-28 03:12:59
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件
页数 文件大小 规格书
42页 240K
描述
3.3V/1.8V In-System Programmable SuperFAST High Density PLDs

阅读下载

中文翻译

获取价格

LA4128ZC-75TN100E 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFP
包装说明：LFQFP, QFP128,.64SQ,16针数：100
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.75
其他特性：YES最大时钟频率：168 MHz
系统内可编程：YESJESD-30 代码：S-PQFP-G100
JESD-609代码：e3JTAG BST：YES
长度：14 mm湿度敏感等级：3
专用输入次数：I/O 线路数量：64
宏单元数：128端子数量：100
最高工作温度：125 °C最低工作温度：-40 °C
组织：0 DEDICATED INPUTS, 64 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：LFQFP
封装等效代码：QFP128,.64SQ,16封装形状：SQUARE
封装形式：FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度（摄氏度）：260
电源：1.8 V可编程逻辑类型：EE PLD
传播延迟：8 ns认证状态：Not Qualified
筛选级别：AEC-Q100座面最大高度：1.6 mm
子类别：Programmable Logic Devices最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：40
宽度：14 mmBase Number Matches：1

LA4128ZC-75TN100E 数据手册

 浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第2页浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第3页浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第4页浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第5页浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第6页浏览型号LA4128ZC-75TN100E的Datasheet PDF文件第7页 
LA-ispMACH 4000V/Z  
Automotive Family  
3.3V/1.8V In-System Programmable  
TM  
SuperFAST High Density PLDs  
July 2008  
Data Sheet DS1017  
• 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI  
interfaces  
• Hot-socketing  
Features  
■ High Performance  
• f  
= 168MHz maximum operating frequency  
MAX  
• Open-drain capability  
• t = 7.5ns propagation delay  
PD  
• Input pull-up, pull-down or bus-keeper  
• Programmable output slew rate  
• 3.3V PCI compatible  
• IEEE 1149.1 boundary scan testable  
• 3.3V/2.5V/1.8V In-System Programmable  
(ISP™) using IEEE 1532 compliant interface  
• I/O pins with fast setup path  
• Lead-free (RoHS) package  
• Up to four global clock pins with programmable  
clock polarity control  
• Up to 80 PTs per output  
■ Ease of Design  
• Enhanced macrocells with individual clock,  
reset, preset and clock enable controls  
• Up to four global OE controls  
• Individual local OE control per I/O pin  
• Excellent First-Time-FitTM and refit  
• Fast path, SpeedLockingTM Path, and wide-PT  
path  
Introduction  
The high performance LA-ispMACH 4000V/Z automo-  
tive family from Lattice offers a SuperFAST CPLD solu-  
tion that is tested and qualified to the AEC-Q100  
• Wide input gating (36 input logic blocks) for fast  
counters, state machines and address decoders standard. The family is a blend of Lattice’s two most  
popular architectures: the ispLSI® 2000 and ispMACH  
■ Zero Power (LA-ispMACH 4000Z)  
4A. Retaining the best of both families, the LA-ispMACH  
• Typical static current 10µA (4032Z)  
4000V/Z architecture focuses on significant innovations  
• 1.8V core low dynamic power  
to combine the highest performance with low power in a  
• LA-ispMACH 4000Z operational down to 1.6V  
flexible CPLD family.  
■ AEC-Q100 Tested and Qualified  
The LA-ispMACH 4000V/Z automotive family combines  
high speed and low power with the flexibility needed for  
ease of design. With its robust Global Routing Pool and  
Output Routing Pool, this family delivers excellent First-  
Time-Fit, timing predictability, routing, pin-out retention  
and density migration.  
• Automotive: -40 to 125°C ambient (T )  
A
■ Easy System Integration  
• Superior solution for power sensitive consumer  
applications  
• Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O  
• Operation with 3.3V (4000V) or 1.8V (4000Z)  
supplies  
Table 1. LA-ispMACH 4000V Automotive Family Selection Guide  
LA-ispMACH 4032V  
LA-ispMACH 4064V  
LA-ispMACH 4128V  
Macrocells  
32  
30+2/32+4  
7.5  
64  
128  
I/O + Dedicated Inputs  
30+2/32+4/64+10  
64+10/92+4/96+4  
t
(ns)  
7.5  
4.5  
7.5  
4.5  
PD  
t (ns)  
4.5  
S
t
f
(ns)  
4.5  
4.5  
4.5  
CO  
(MHz)  
168  
168  
3.3V  
168  
3.3V  
MAX  
Supply Voltage (V)  
Pins/Package  
3.3V  
44-pin Lead-Free TQFP  
48-pin Lead-Free TQFP  
44-pin Lead-Free TQFP  
48-pin Lead-Free TQFP  
100-pin Lead-Free TQFP  
100-pin Lead-Free TQFP  
128-pin Lead-Free TQFP  
144-pin Lead-Free TQFP  
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand  
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  
www.latticesemi.com  
1
DS1017_02.3  
1234567...42

中文翻译

下载PDF

与LA4128ZC-75TN100E相关器件

型号 品牌 获取价格 描述 数据表
LA4128ZC-75TN128E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN144E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN44E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN48E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN100E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN128E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN144E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN44E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN48E LATTICE

获取价格

 		3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4-12L FOTEK

获取价格

 		Slim Long Type Light Curtain

与LA4128ZC-75TN100E相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证