Datasheet > K4S561632C-TN60

K4S561632C-TN60

更新时间： 2023-06-15 00:00:00

品牌	Logo	应用领域
三星 - SAMSUNG		动态存储器光电二极管
页数	文件大小	规格书
11页	114K
描述
Synchronous DRAM, 16MX16, 5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

K4S561632C-TN60 数据手册

K4S561632C

CMOS SDRAM

PIN CONFIGURATION (Top view)

VDD

DQ0

VDDQ

DQ1

DQ2

VSSQ

DQ3

DQ4

VDDQ

DQ5

DQ6

VSSQ

DQ7

VDD

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

DQ12

DQ11

VSSQ

DQ10

DQ9

VDDQ

DQ8

VSS

N.C/RFU

UDQM

CLK

CKE

A12

A11

LDQM

CAS

RAS

BA0

BA1

A10/AP

VSS

VDD

54Pin TSOP (II)

(400mil x 875mil)

(0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Name

System cock

Input Function

CLK

Active on the positive going edge to sample all inputs.

Disables or enables device operation by masking or enabling all inputs except

CLK, CKE and DQM

Chip select

Masks system clock to freeze operation from the next clock cycle.

CKE should be enabled at least one cycle prior to new command.

Disable input buffers for power down in standby.

CKE

Clock enable

Row/column addresses are multiplexed on the same pins.

Row address : RA0 ~ RA12, Column address : CA0 ~ CA8

A0 ~ A12

BA0 ~ BA1

RAS

Address

Selects bank to be activated during row address latch time.

Selects bank for read/write during column address latch time.

Bank select address

Row address strobe

Column address strobe

Write enable

Latches row addresses on the positive going edge of the CLK with RAS low.

Enables row access & precharge.

Latches column addresses on the positive going edge of the CLK with CAS low.

Enables column access.

CAS

Enables write operation and row precharge.

Latches data in starting from CAS, WE active.

Makes data output Hi-Z, tSHZ after the clock and masks the output.

Blocks data input when L(U)DQM active.

L(U)DQM

Data input/output mask

DQ0 ~ 15

VDD/VSS

Data input/output

Data inputs/outputs are multiplexed on the same pins.

Power and ground for the input buffers and the core logic.

Power supply/ground

Isolated power supply and ground for the output buffers to provide improved noise

immunity.

VDDQ/VSSQ

Data output power/ground

No connection

/reserved for future use

N.C/RFU

This pin is recommended to be left No Connection on the device.

Rev.0.1 Sept.2001

1 2 345 6 7...11

下载PDF

与K4S561632C-TN60相关器件

型号	品牌	描述	获取价格	数据表
K4S561632C-TN75	SAMSUNG	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54	获取价格
K4S561632C-TN7C	SAMSUNG	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54	获取价格
K4S561632C-TP75	SAMSUNG	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54	获取价格
K4S561632C-TP7C	SAMSUNG	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54	获取价格
K4S561632D	SAMSUNG	256Mbit SDRAM 4M x 16bit x 4 Banks Synchronous DRAM LVTTL	获取价格
K4S561632D-NC1H	SAMSUNG	Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.300 X 0.551 INCH, 0.50 MM PITCH, STSOP2-54	获取价格