5秒后页面跳转
K4S280832C-TL1L0 PDF预览

K4S280832C-TL1L0

更新时间: 2024-02-11 22:40:41
品牌 Logo 应用领域
三星 - SAMSUNG 动态存储器光电二极管内存集成电路
页数 文件大小 规格书
11页 112K
描述
Synchronous DRAM, 16MX8, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

K4S280832C-TL1L0 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2,
针数:54Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.31Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:6 ns
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-PDSO-G54
长度:22.22 mm内存密度:134217728 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:8
功能数量:1端口数量:1
端子数量:54字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:16MX8封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE峰值回流温度(摄氏度):240
认证状态:Not Qualified座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:10.16 mm
Base Number Matches:1

K4S280832C-TL1L0 数据手册

 浏览型号K4S280832C-TL1L0的Datasheet PDF文件第1页浏览型号K4S280832C-TL1L0的Datasheet PDF文件第2页浏览型号K4S280832C-TL1L0的Datasheet PDF文件第4页浏览型号K4S280832C-TL1L0的Datasheet PDF文件第5页浏览型号K4S280832C-TL1L0的Datasheet PDF文件第6页浏览型号K4S280832C-TL1L0的Datasheet PDF文件第7页 
K4S280832C  
CMOS SDRAM  
4M x 8Bit x 4 Banks Synchronous DRAM  
FEATURES  
GENERAL DESCRIPTION  
• JEDEC standard 3.3V power supply  
• LVTTL compatible with multiplexed address  
• Four banks operation  
The K4S280832C is 134,217,728 bits synchronous high data  
rate Dynamic RAM organized as 4 x 4,194,304 words by 8 bits,  
fabricated with SAMSUNG¢s high performance CMOS technol-  
ogy. Synchronous design allows precise cycle control with the  
use of system clock I/O transactions are possible on every clock  
cycle. Range of operating frequencies, programmable burst  
length and programmable latencies allow the same device to be  
useful for a variety of high bandwidth, high performance mem-  
ory system applications.  
• MRS cycle with address key programs  
-. CAS latency (2 & 3)  
-. Burst length (1, 2, 4, 8 & Full page)  
-. Burst type (Sequential & Interleave)  
• All inputs are sampled at the positive going edge of the system  
clock.  
• Burst read single-bit write operation  
• DQM for masking  
ORDERING INFORMATION  
• Auto & self refresh  
Part No.  
Max Freq.  
Interface Package  
• 64ms refresh period (4K cycle)  
K4S280832C-TC/L75  
K4S280832C-TC/L1H  
K4S280832C-TC/L1L  
133MHz(CL=3)  
100MHz(CL=2)  
100MHz(CL=3)  
54  
LVTTL  
TSOP(II)  
FUNCTIONAL BLOCK DIAGRAM  
LWE  
Data Input Register  
LDQM  
Bank Select  
4M x 8  
4M x 8  
4M x 8  
4M x 8  
DQi  
CLK  
ADD  
Column Decoder  
Latency & Burst Length  
LCKE  
Programming Register  
LWCBR  
LRAS  
LCBR  
LWE  
LCAS  
LDQM  
Timing Register  
CLK  
CKE  
CS  
RAS  
CAS  
WE  
DQM  
* Samsung Electronics reserves the right to change products or specification without notice.  
Rev. 0.0 Mar. 2000  

与K4S280832C-TL1L0相关器件

型号 品牌 描述 获取价格 数据表
K4S280832C-TL75 SAMSUNG Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

获取价格

K4S280832C-TL750 SAMSUNG Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

获取价格

K4S280832D SAMSUNG 128Mbit SDRAM (4M x 8Bit x 4 Banks Synchronous DRAM)

获取价格

K4S280832D-NC1H SAMSUNG Synchronous DRAM, 16MX8, 6ns, CMOS, PDSO54, 0.400 X 0.441 INCH, 0.40 MM PITCH, STSOP2-54

获取价格

K4S280832D-NC75 SAMSUNG Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 X 0.441 INCH, 0.40 MM PITCH, STSOP2-54

获取价格

K4S280832D-NC7C SAMSUNG Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 X 0.441 INCH, 0.40 MM PITCH, STSOP2-54

获取价格