5秒后页面跳转
K4M51323LC-DG75TJR PDF预览

K4M51323LC-DG75TJR

更新时间: 2024-11-12 08:15:11
品牌 Logo 应用领域
三星 - SAMSUNG 动态存储器
页数 文件大小 规格书
12页 142K
描述
Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90, LEAD FREE, FBGA-90

K4M51323LC-DG75TJR 数据手册

 浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第2页浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第3页浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第4页浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第5页浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第6页浏览型号K4M51323LC-DG75TJR的Datasheet PDF文件第7页 
K4M51323LC - S(D)N/G/L/F  
Mobile-SDRAM  
4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA  
FEATURES  
GENERAL DESCRIPTION  
• VDD/VDDQ = 2.5V/2.5V  
The K4M51323LC is 536,870,912 bits synchronous high data  
rate Dynamic RAM organized as 4 x 4,196,304 words by 32 bits,  
fabricated with SAMSUNG’s high performance CMOS technol-  
ogy. Synchronous design allows precise cycle control with the  
use of system clock and I/O transactions are possible on every  
clock cycle. Range of operating frequencies, programmable  
burst lengths and programmable latencies allow the same  
device to be useful for a variety of high bandwidth and high per-  
formance memory system applications.  
• LVCMOS compatible with multiplexed address.  
• Four banks operation.  
• MRS cycle with address key programs.  
-. CAS latency (1, 2 & 3).  
-. Burst length (1, 2, 4, 8 & Full page).  
-. Burst type (Sequential & Interleave).  
• EMRS cycle with address key programs.  
• All inputs are sampled at the positive going edge of the system  
clock.  
• Burst read single-bit write operation.  
• Special Function Support.  
-. PASR (Partial Array Self Refresh).  
-. Internal TCSR (Temperature Compensated Self Refresh)  
• DQM for masking.  
• Auto refresh.  
• 64ms refresh period (8K cycle).  
• Commercial Temperature Operation (-25°C ~ 70°C).  
• Extended Temperature Operation (-25°C ~ 85°C).  
• 90Balls FBGA ( -SXXX -Pb, -DXXX -Pb Free).  
ORDERING INFORMATION  
Part No.  
Max Freq.  
Interface  
Package  
K4M51323LC-S(D)N/G/L/F75  
133MHz(CL=3), 111MHz(CL=2)  
133MHz(CL=3), 83MHz(CL=2)  
90 FBGA Pb  
(Pb Free)  
LVCMOS  
K4M51323LC-S(D)N/G/L/F7L*1  
- S(D)N/G : Low Power, Extended Temperature(-25°C ~ 85°C)  
- S(D)L/F : Low Power, Commercial Temperature(-25°C ~ 70°C)  
NOTES :  
1. In case of 40MHz Frequency, CL1 can be supported.  
Address configuration  
Organization  
Bank  
Row  
A0 - A12  
Column Address  
16Mx32  
BA0,BA1  
A0 - A8  
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.  
NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,  
TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PRO-  
VIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.  
1. For updates or additional information about Samsung products, contact your nearest Samsung office.  
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could  
result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or pro-  
visions may apply.  
1
March 2006  

与K4M51323LC-DG75TJR相关器件

型号 品牌 获取价格 描述 数据表
K4M51323LC-DG7L SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DG7L0 SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90, LEAD FREE, FBGA-90
K4M51323LC-DL75 SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DL750 SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90, LEAD FREE, FBGA-90
K4M51323LC-DL75T SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DL7L SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DL7L0 SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90, LEAD FREE, FBGA-90
K4M51323LC-DL7LT SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DN75 SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90
K4M51323LC-DN7L SAMSUNG

获取价格

Synchronous DRAM, 16MX32, 5.4ns, CMOS, PBGA90