5秒后页面跳转
K30P100M100SF2V2 PDF预览

K30P100M100SF2V2

更新时间: 2024-11-03 11:44:55
品牌 Logo 应用领域
飞思卡尔 - FREESCALE /
页数 文件大小 规格书
67页 1782K
描述
K30 Sub-Family

K30P100M100SF2V2 数据手册

 浏览型号K30P100M100SF2V2的Datasheet PDF文件第2页浏览型号K30P100M100SF2V2的Datasheet PDF文件第3页浏览型号K30P100M100SF2V2的Datasheet PDF文件第4页浏览型号K30P100M100SF2V2的Datasheet PDF文件第5页浏览型号K30P100M100SF2V2的Datasheet PDF文件第6页浏览型号K30P100M100SF2V2的Datasheet PDF文件第7页 
Document Number: K30P100M100SF2V2  
Rev. 1, 6/2012  
Freescale Semiconductor  
Data Sheet: Advance Information  
K30P100M100SF2V2  
K30 Sub-Family  
Supports the following:  
MK30DN512VLL10  
Features  
Human-machine interface  
Operating Characteristics  
– Voltage range: 1.71 to 3.6 V  
– Flash write voltage range: 1.71 to 3.6 V  
– Temperature range (ambient): -40 to 105°C  
– Segment LCD controller supporting up to 40  
frontplanes and 8 backplanes, or 44 frontplanes and  
4 backplanes, depending on the package size  
– Low-power hardware touch sensor interface (TSI)  
– General-purpose input/output  
Performance  
– Up to 100 MHz ARM Cortex-M4 core with DSP  
instructions delivering 1.25 Dhrystone MIPS per  
MHz  
Analog modules  
– Two 16-bit SAR ADCs  
– Programmable gain amplifier (PGA) (up to x64)  
integrated into each ADC  
– 12-bit DAC  
– Two transimpedance amplifiers  
– Three analog comparators (CMP) containing a 6-bit  
DAC and programmable reference input  
– Voltage reference  
Memories and memory interfaces  
– Up to 512 KB program flash memory on non-  
FlexMemory devices  
– Up to 128 KB RAM  
– Serial programming interface (EzPort)  
Clocks  
Timers  
– 3 to 32 MHz crystal oscillator  
– 32 kHz crystal oscillator  
– Multi-purpose clock generator  
– Programmable delay block  
– Eight-channel motor control/general purpose/PWM  
timer  
– Two 2-channel quadrature decoder/general purpose  
timers  
– Periodic interrupt timers  
– 16-bit low-power timer  
– Carrier modulator transmitter  
– Real-time clock  
System peripherals  
– Multiple low-power modes to provide power  
optimization based on application requirements  
– Memory protection unit with multi-master  
protection  
– 16-channel DMA controller, supporting up to 63  
request sources  
– External watchdog monitor  
– Software watchdog  
– Low-leakage wakeup unit  
Communication interfaces  
– Two Controller Area Network (CAN) modules  
– Three SPI modules  
– Two I2C modules  
– Five UART modules  
– Secure Digital host controller (SDHC)  
– I2S module  
Security and integrity modules  
– Hardware CRC module to support fast cyclic  
redundancy checks  
– 128-bit unique identification (ID) number per chip  
This document contains information on a new product. Specifications and  
information herein are subject to change without notice.  
© 2012 Freescale Semiconductor, Inc.  
Preliminary  
General Business Information  

与K30P100M100SF2V2相关器件

型号 品牌 获取价格 描述 数据表
K30P100M72SF1 FREESCALE

获取价格

K30 Sub-Family
K30P100M72SF1R NXP

获取价格

RISC MICROCONTROLLER
K30P104M100SF2 FREESCALE

获取价格

K30 Sub-Family Data Sheet
K30P121M100SF2 FREESCALE

获取价格

Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per
K30P121M100SF2V2 FREESCALE

获取价格

K30 Sub-Family
K30P144M100SF2 FREESCALE

获取价格

K30 Sub-Family Data Sheet
K30P144M100SF2_11 FREESCALE

获取价格

Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per
K30P144M100SF2_1109 FREESCALE

获取价格

K30 Sub-Family Data Sheet
K30P144M100SF2V2 FREESCALE

获取价格

K30 Sub-Family
K30P64M72SF1 FREESCALE

获取价格

K30 Sub-Family