5秒后页面跳转
K24C020-DCR-S PDF预览

K24C020-DCR-S

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
伊泰克 - ESTEK 光电二极管
页数 文件大小 规格书
13页 1114K
描述
8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

K24C020-DCR-S 数据手册

 浏览型号K24C020-DCR-S的Datasheet PDF文件第1页浏览型号K24C020-DCR-S的Datasheet PDF文件第2页浏览型号K24C020-DCR-S的Datasheet PDF文件第4页浏览型号K24C020-DCR-S的Datasheet PDF文件第5页浏览型号K24C020-DCR-S的Datasheet PDF文件第6页浏览型号K24C020-DCR-S的Datasheet PDF文件第7页 
24C02 / 24C04 / 24C08 / 24C16  
Pin Descriptions  
DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard  
wired for the 24C02. Eight 2K devices may be addressed on a single bus system (device addressing is discussed in  
detail under the Device Addressing section).  
The 24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a  
single bus system. The A0 pin is a no connect and can be connected to ground.  
The 24C08 only uses the A2 input for hardwire addressing and a total of two 8K devices may be addressed on a single  
bus system. The A0 and A1 pins are no connects and can be connected to ground.  
The 24C16 does not use the device address pins, which limits the number of devices on a single bus to one. The A0,  
A1 and A2 pins are no connects and can be connected to ground.  
SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be  
wire-ORed with any number of other open-drain or open- collector devices.  
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative  
edge clock data out of each device.  
WRITE PROTECT (WP): The 24C02/ 24C04/ 24C08/ 24C16 has a Write Protect pin that provides hardware data  
protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write  
Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following Table 2.  
Table 2: Write Protect  
Part of the Array Protected  
WP Pin Status  
24C02  
24C04  
24C08  
24C16  
At VCC  
Full (2K) Array  
Full (4K) Array  
Full (8K) Array  
Full (16K) Array  
At GND  
Normal Read / Write Operations  
Memory Organization  
24C02, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each, the 2K requires an 8-bit data  
word address for random word addressing.  
24C04, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9-bit data  
word address for random word addressing.  
24C08, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10-bit data  
word address for random word addressing.  
24C16, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit  
data word address for random word addressing.  
BEIJING ESTEK ELECTRONICS CO.,LTD  
3

与K24C020-DCR-S相关器件

型号 品牌 描述 获取价格 数据表
K24C020-DCT-A ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格

K24C020-DCTG-A ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格

K24C020-DCTG-S ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格

K24C020-DCT-S ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格

K24C020-DER-A ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格

K24C020-DERG-A ESTEK 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages

获取价格