5秒后页面跳转
JS28F064M29EWTA PDF预览

JS28F064M29EWTA

更新时间: 2024-01-18 18:35:33
品牌 Logo 应用领域
镁光 - MICRON PC
页数 文件大小 规格书
132页 1301K
描述
Anticipating electrostatic discharge (ESD) technology roadmap trends with ESD control hardening precautions for the handling and assembly of semiconductor die, wafers, packages, and PCBs.

JS28F064M29EWTA 数据手册

 浏览型号JS28F064M29EWTA的Datasheet PDF文件第1页浏览型号JS28F064M29EWTA的Datasheet PDF文件第2页浏览型号JS28F064M29EWTA的Datasheet PDF文件第4页浏览型号JS28F064M29EWTA的Datasheet PDF文件第5页浏览型号JS28F064M29EWTA的Datasheet PDF文件第6页浏览型号JS28F064M29EWTA的Datasheet PDF文件第7页 
Micron Confidential and Proprietary  
4Gb, 8Gb, 16Gb: x8, x16 NAND Flash Memory  
Features  
Contents  
General Description ......................................................................................................................................... 8  
Signal Descriptions ........................................................................................................................................... 8  
Signal Assignments ........................................................................................................................................... 9  
Package Dimensions ....................................................................................................................................... 12  
Architecture ................................................................................................................................................... 15  
Device and Array Organization ........................................................................................................................ 16  
Asynchronous Interface Bus Operation ........................................................................................................... 20  
Asynchronous Enable/Standby ................................................................................................................... 20  
Asynchronous Commands .......................................................................................................................... 20  
Asynchronous Addresses ............................................................................................................................ 22  
Asynchronous Data Input ........................................................................................................................... 23  
Asynchronous Data Output ......................................................................................................................... 24  
Write Protect# ............................................................................................................................................ 25  
Ready/Busy# .............................................................................................................................................. 25  
Device Initialization ....................................................................................................................................... 30  
Command Definitions .................................................................................................................................... 31  
Reset Operations ............................................................................................................................................ 34  
RESET (FFh) ............................................................................................................................................... 34  
Identification Operations ................................................................................................................................ 35  
READ ID (90h) ............................................................................................................................................ 35  
READ ID Parameter Tables .............................................................................................................................. 36  
READ PARAMETER PAGE (ECh) ...................................................................................................................... 39  
Parameter Page Data Structure Tables ............................................................................................................. 40  
Bare Die Parameter Page Data Structure Tables ................................................................................................ 45  
READ UNIQUE ID (EDh) ................................................................................................................................ 48  
Feature Operations ......................................................................................................................................... 49  
SET FEATURES (EFh) .................................................................................................................................. 50  
GET FEATURES (EEh) ................................................................................................................................. 51  
Status Operations ........................................................................................................................................... 54  
READ STATUS (70h) ................................................................................................................................... 55  
READ STATUS ENHANCED (78h) ................................................................................................................ 55  
Column Address Operations ........................................................................................................................... 57  
RANDOM DATA READ (05h-E0h) ................................................................................................................ 57  
RANDOM DATA READ TWO-PLANE (06h-E0h) ............................................................................................ 58  
RANDOM DATA INPUT (85h) ...................................................................................................................... 59  
PROGRAM FOR INTERNAL DATA INPUT (85h) ........................................................................................... 60  
Read Operations ............................................................................................................................................. 62  
READ MODE (00h) ..................................................................................................................................... 64  
READ PAGE (00h-30h) ................................................................................................................................ 64  
READ PAGE CACHE SEQUENTIAL (31h) ...................................................................................................... 65  
READ PAGE CACHE RANDOM (00h-31h) .................................................................................................... 66  
READ PAGE CACHE LAST (3Fh) .................................................................................................................. 68  
READ PAGE TWO-PLANE 00h-00h-30h ....................................................................................................... 69  
Program Operations ....................................................................................................................................... 71  
PROGRAM PAGE (80h-10h) ......................................................................................................................... 72  
PROGRAM PAGE CACHE (80h-15h) ............................................................................................................. 72  
PROGRAM PAGE TWO-PLANE (80h-11h) .................................................................................................... 75  
Erase Operations ............................................................................................................................................ 77  
ERASE BLOCK (60h-D0h) ............................................................................................................................ 77  
ERASE BLOCK TWO-PLANE (60h-D1h) ....................................................................................................... 78  
PDF: 09005aef83b25735  
m60a_4gb_8gb_16gb_ecc_nand.pdf - Rev. N 10/12 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
3
© 2009 Micron Technology, Inc. All rights reserved.  

与JS28F064M29EWTA相关器件

型号 品牌 描述 获取价格 数据表
JS28F064M29EWXX MICRON Parallel NOR Flash Embedded Memory

获取价格

JS28F128J3A-110 INTEL Intel StrataFlash Memory (J3)

获取价格

JS28F128J3A-115 INTEL Intel StrataFlash Memory (J3)

获取价格

JS28F128J3A-120 INTEL Intel StrataFlash Memory (J3)

获取价格

JS28F128J3A-125 INTEL Intel StrataFlash Memory (J3)

获取价格

JS28F128J3A-150 INTEL Intel StrataFlash Memory (J3)

获取价格