Datasheet > ISPLSI2032VE110LT48I

ISPLSI2032VE110LT48I

更新时间： 2024-11-09 05:23:03

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
15页	254K
描述
3.3V In-System Programmable High Density SuperFAST⑩ PLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2032VE110LT48I 数据手册

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第2页

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第3页

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第4页

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第5页

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第6页

浏览型号ISPLSI2032VE110LT48I的Datasheet PDF文件第7页

Lead-

ispLSI 2032VE

Package

3.3V In-System Programmable

High Density SuperFAST™ PLD

Options

vailable!

Features

Functional Block Diagram

• SuperFAST HIGH DENSITY IN-SYSTEM

PROGRAMMABLE LOGIC

— 1000 PLD Gates

— 32 I/O Pins, Two Dedicated Inputs

— 32 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible

with ispLSI 2032V Devices

Global Routing Pool

(GRP)

• 3.3V LOW VOLTAGE 2032 ARCHITECTURE

— Interfaces With Standard 5V TTL Devices

Logic

Array

GLB

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— fmax = 300 MHz Maximum Operating Frequency

— tpd = 3.0 ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

0139Bisp/2000

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability Using Boundary

Scan Test Access Port (TAP)

Description

The ispLSI 2032VE is a High Density Programmable

Logic Device that can be used in both 3.3V and 5V

systems. Thedevicecontains32Registers, 32Universal

I/O pins, two Dedicated Input Pins, three Dedicated

Clock Input Pins, one dedicated Global OE input pin and

a Global Routing Pool (GRP). The GRP provides

completeinterconnectivitybetweenalloftheseelements.

The ispLSI 2032VE features in-system programmability

through the Boundary Scan Test Access Port (TAP) and

is 100% IEEE 1149.1 Boundary Scan Testable. The

ispLSI 2032VE offers non-volatile reprogrammability of

the logic, as well as the interconnect to provide truly

reconfigurable systems.

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of

Wired-OR or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

— Lead-Free Package Options

The basic unit of logic on the ispLSI 2032VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. A7 (see Figure 1). There are a total of eight GLBs in the

ispLSI 2032VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2006

2032ve_11

12 3 4 5 6 7...15

中文翻译

下载PDF

与ISPLSI2032VE110LT48I相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2032VE110LTN44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE110LTN44I	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE110LTN48	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE110LTN48I	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE135LB49	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE-135LB49	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE135LB49I	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE135LJ44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE-135LJ44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2032VE135LJ44I	LATTICE	获取价格	3.3V In-System Programmable High Density Supe

与ISPLSI2032VE110LT48I相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2032VE110LT48I

ISPLSI2032VE110LT48I 数据手册

与ISPLSI2032VE110LT48I相关器件

与ISPLSI2032VE110LT48I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2032VE110LT48I

ISPLSI2032VE110LT48I 数据手册

与ISPLSI2032VE110LT48I相关器件

与ISPLSI2032VE110LT48I相关文章

您还可以找

您在本页遇到什么问题？