5秒后页面跳转
捷配首页

Datasheet > ISL78302AARGCZ
ISL78302AARGCZ PDF预览

ISL78302AARGCZ

更新时间： 2024-11-23 15:35:35
品牌 Logo 应用领域
瑞萨 - RENESAS 输出元件调节器
页数 文件大小 规格书
12页 660K
描述
Dual LDO with Low Noise, Very High PSRR and Low IQ; DFN10; Temp Range: -40° to 105°C

阅读下载

中文翻译

获取价格

ISL78302AARGCZ 技术参数

生命周期：Unknown零件包装代码：DFN
包装说明：,针数：10
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.59
JESD-609代码：e3湿度敏感等级：3
调节器类型：FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR端子面层：Matte Tin (Sn) - annealed
Base Number Matches：1

ISL78302AARGCZ 数据手册

 浏览型号ISL78302AARGCZ的Datasheet PDF文件第2页浏览型号ISL78302AARGCZ的Datasheet PDF文件第3页浏览型号ISL78302AARGCZ的Datasheet PDF文件第4页浏览型号ISL78302AARGCZ的Datasheet PDF文件第5页浏览型号ISL78302AARGCZ的Datasheet PDF文件第6页浏览型号ISL78302AARGCZ的Datasheet PDF文件第7页 
DATASHEET  
ISL78302A  
Dual LDO with Low Noise, Very High PSRR and Low IQ  
FN7932  
Rev 2.00  
December 22, 2015  
ISL78302A is a high-performance dual LDO capable of  
sourcing 300mA current from each output. It has a low  
standby current and very high PSRR and is stable with output  
capacitance of 1µF to 10µF with ESR of up to 200mΩ.  
Features  
• Integrates Two 300mA High-performance LDOs  
• Excellent Transient Response to Large Current Steps  
• ±1.8% Accuracy Over All Operating Conditions  
The device integrates an individual Power-On Reset (POR)  
function for each output. The POR delay for VO2 can be  
externally programmed by connecting a timing capacitor to the  
CPOR pin. The POR delay for VO1 is internally fixed at  
approximately 2ms. A reference bypass pin is also provided for  
connecting a noise-filtering capacitor for low noise and  
high-PSRR applications.  
• Excellent Load Regulation: < 0.1% Voltage Change Across  
Full Range of Load Current  
• Low Output Noise: Typically 30µV  
• Very High PSRR: 90dB at 1kHz  
at 100µA (1.5V)  
RMS  
• Extremely Low Quiescent Current: 47µA (Both LDOs Active)  
• Wide Input Voltage Capability: 2.3V to 6.5V  
The quiescent current is typically only 47µA with both LDOs  
enabled and active. Separate Enable pins control each  
individual LDO output. When both Enable pins are low, the  
device is in shutdown, typically drawing less than 0.3µA.  
• Low Dropout Voltage: Typically 230mV at 300mA  
• Stable with 1µF to 10µF Ceramic Capacitors  
• Separate Enable and POR Pins for Each LDO  
The ISL78302A is AEC-Q100 qualified. The ISL78302A is rated  
for the automotive temperature range (-40°C to +105°C).  
• Soft-start and Staged Turn-on to Limit Input Current Surge  
During Enable  
• Current Limit and Overheat Protection  
• Tiny 10 Ld 3mmx3mm DFN Package  
• -40°C to +105°C Operating Temperature Range  
• Pb-free (RoHS Compliant)  
• AEC-Q100 Qualified  
Applications  
• Radio Receivers  
• Camera Modules  
• GPS/Navigation  
• Infotainment Systems  
ISL78302A  
10  
1
2
VIN (2.3 TO 6.5V)  
ENABLE1  
V
VIN  
VO1  
VO2  
OUT1  
ON  
ON  
9
EN1  
V
OUT2  
V
OK  
OUT2  
OFF  
ENABLE2  
OFF  
8
7
3
4
EN2  
POR2  
POR1  
RESET2  
(200ms DELAY,  
C3 = 0.01µF)  
V
V
TOO LOW  
OUT2  
V
CBYP  
OK  
OUT1  
6
5
CPOR  
GND  
RESET1  
(2ms DELAY)  
TOO LOW  
C1  
C2  
C3  
C4  
C5  
OUT1  
C1, C4, C5: 1µF X5R CERAMIC CAPACITOR  
C2: 0.1µF X7R CERAMIC CAPACITOR  
C3: 0.01µF X7R CERAMIC CAPACITOR  
FIGURE 1. TYPICAL APPLICATION  
FN7932 Rev 2.00  
December 22, 2015  
Page 1 of 12  
1234567...12

中文翻译

下载PDF

与ISL78302AARGCZ相关器件

型号 品牌 获取价格 描述 数据表
ISL78302AARJCZ INTERSIL

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJCZ RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJMZ INTERSIL

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJMZ RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJRZ INTERSIL

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJRZ RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARJRZ-T7A RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARLLZ INTERSIL

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARLLZ RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302AARMMZ RENESAS

获取价格

 		Dual LDO with Low Noise, Very High PSRR and Low IQ; DFN10; Temp Range: -40&deg; to 105

与ISL78302AARGCZ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证