ISL6620, ISL6620A
driver is enabled and the PWM input signal takes control of the
gate drives. If VCC drops below the falling threshold of 3.5V
(typically), operation of the driver is disabled.
corresponding average driver current can be estimated using
Equations 2 and 3, respectively:
(EQ. 2)
P
= P
+ P
+ I VCC
Q
Qg_TOT
Qg_Q1
Qg_Q2
2
Internal Bootstrap Device
Q
UVCC
G1
ISL6620, ISL6620A features an internal bootstrap Schottky
diode. Simply adding an external capacitor across the BOOT
and PHASE pins completes the bootstrap circuit. The
bootstrap function is also designed to prevent the bootstrap
capacitor from overcharging due to the large negative swing at
the trailing-edge of the PHASE node. This reduces voltage
stress on the BOOT to PHASE pins.
---------------------------------------
P
=
F
N
N
Qg_Q1
SW
Q1
V
GS1
2
Q
LVCC
G2
--------------------------------------
P
=
F
Qg_Q2
SW
Q2
V
GS2
Q
UVCC N
Q
LVCC N
G2 Q2
G1
Q1
----------------------------------------------------- ----------------------------------------------------
I
=
+
F
+ I
DR
SW
Q
V
V
GS2
GS1
1.6
1.4
1.2
1.0
0.8
0.6
(EQ. 3)
where the gate charge (Q and Q ) is defined at a particular
G1
G2
and V
gate to source voltage (V
) in the corresponding
GS1
GS2
MOSFET data sheet; I is the driver’s total quiescent current
Q
with no load at both drive outputs; N and N are number of
Q1 Q2
upper and lower MOSFETs, respectively; UVCC and LVCC are
the drive voltages for both upper and lower FETs, respectively.
Q
= 100nC
GATE
The I VCC product is the quiescent power of the driver
Q*
0.4
0.2
0.0
without a load.
50nC
20nC
P
P
= P
+ P
+ I VCC
(EQ. 4)
DR
DR_UP
DR_LOW
Q
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
V (V)
BOOT_CAP
R
R
P
Qg_Q1
HI1
LO1
-------------------------------------- --------------------------------------- ---------------------
=
+
FIGURE 2. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE
VOLTAGE
DR_UP
R
+ R
R
+ R
EXT1
2
HI1
EXT1
LO1
R
R
P
Qg_Q2
The bootstrap capacitor must have a maximum voltage rating
well above the maximum voltage intended for VCC. Its
capacitance value can be estimated using Equation 1:
HI2
LO2
-------------------------------------- --------------------------------------- ---------------------
P
R
=
+
DR_LOW
R
+ R
R
+ R
EXT2
2
HI2
EXT2
LO2
R
R
GI1
GI2
Q
-------------
-------------
= R
+
R
= R +
G2
GATE
EXT1
G1
EXT2
-------------------------------------
N
N
C
Q1
Q2
BOOT_CAP
V
BOOT_CAP
(EQ. 1)
Q
VCC
The total gate drive power losses are dissipated among the
resistive components along the transition path, as outlined in
Equation 4. The drive resistance dissipates a portion of the total
gate drive power losses, the rest will be dissipated by the
G1
V
-------------------------------
Q
=
N
Q1
GATE
GS1
where Q is the amount of gate charge per upper MOSFET
G1
gate-source voltage and N is the number of control
MOSFETs. The V
BOOT_CAP
droop in the rail of the upper gate drive. Select results are
exemplified in Figure 2.
at V
GS1
Q1
external gate resistors (R and R ) and the internal gate
G1 G2
term is defined as the allowable
resistors (R
GI1
and R ) of MOSFETs. Figures 3 and 4 show
GI2
the typical upper and lower gate drives turn-on current paths.
UVCC
BOOT
Power Dissipation
D
Package power dissipation is mainly a function of the switching
C
GD
frequency (F ), the output drive impedance, the layout
SW
R
HI1
resistance, and the selected MOSFET’s internal gate resistance
G
C
DS
and total gate charge (Q ). Calculating the power dissipation in
G
R
R
LO1
R
G1
C
L1
the driver for a desired application is critical to ensure safe
operation. Exceeding the maximum allowable power dissipation
level may push the IC beyond the maximum recommended
operating junction temperature. The DFN package is more
suitable for high frequency applications. See “Layout
Considerations” on page 8 for thermal impedance improvement
suggestions. The total gate drive power losses due to the gate
charge of MOSFETs and the driver’s internal circuitry and their
GS
Q1
S
PHASE
FIGURE 3. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
FN6494 Rev 0.00
April 25, 2008
Page 7 of 10