5秒后页面跳转
ISD2560E PDF预览

ISD2560E

更新时间: 2024-02-11 03:54:34
品牌 Logo 应用领域
华邦 - WINBOND 光电二极管商用集成电路
页数 文件大小 规格书
43页 356K
描述
Speech Synthesizer With RCDG, 60s, CMOS, PDSO28, 8 X 13.40 MM, PLASTIC, TSOP1-28

ISD2560E 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:TSOP包装说明:TSOP1, TSSOP28,.53,22
针数:28Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.15
Is Samacsys:N应用:CAR STEREO; HANDSET; TRANSFORMER
商用集成电路类型:SPEECH SYNTHESIZER WITH RCDGJESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:11.8 mm
功能数量:1端子数量:28
片上内存类型:EEPROM最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSOP1封装等效代码:TSSOP28,.53,22
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified最长读取时间:60 s
座面最大高度:1.2 mm子类别:Audio Synthesizer ICs
最大压摆率:30 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.55 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8 mm
Base Number Matches:1

ISD2560E 数据手册

 浏览型号ISD2560E的Datasheet PDF文件第6页浏览型号ISD2560E的Datasheet PDF文件第7页浏览型号ISD2560E的Datasheet PDF文件第8页浏览型号ISD2560E的Datasheet PDF文件第10页浏览型号ISD2560E的Datasheet PDF文件第11页浏览型号ISD2560E的Datasheet PDF文件第12页 
ISD2560/75/90/120  
PIN NO.  
PIN NAME  
FUNCTION  
SOIC/ TSOP  
PDIP  
XCLK  
26  
5
External Clock: The external clock input has an internal pull-down  
device. The device is configured at the factory with an internal  
sampling clock frequency centered to ±1 percent of specification.  
The frequency is then maintained to a variation of ±2.25 percent  
over the entire commercial temperature and operating voltage  
ranges. If greater precision is required, the device can be clocked  
through the XCLK pin as follows:  
Part Number  
ISD2560  
Sample Rate  
8.0 kHz  
Required Clock  
1024 kHz  
ISD2575  
6.4 kHz  
819.2 kHz  
682.7 kHz  
512 kHz  
ISD2590  
5.3 kHz  
ISD25120  
4.0 kHz  
These recommended clock rates should not be varied because the  
antialiasing and smoothing filters are fixed, and aliasing problems  
can occur if the sample rate differs from the one recommended.  
The duty cycle on the input clock is not critical, as the clock is  
immediately divided by two. If the XCLK is not used, this input  
must be connected to ground.  
27  
6
P/R  
Playback/Record: The P/R input pin is latched by the falling edge  
of the CE pin. A HIGH level selects a playback cycle while a LOW  
level selects a record cycle. For a record cycle, the address pins  
provide the starting address and recording continues until PD or  
CE is pulled HIGH or an overflow is detected (i.e. the chip is full).  
When a record cycle is terminated by pulling PD or CE HIGH,  
then End-Of-Message ( EOM ) marker is stored at the current  
address in memory. For a playback cycle, the address inputs  
provide the starting address and the device will play until an EOM  
marker is encountered. The device can continue to pass an EOM  
marker if CE is held LOW in address mode, or in an Operational  
Mode. (See Operational Modes section)  
Publication Release Date: April 24, 2006  
- 9 -  
Revision 1.2  

与ISD2560E相关器件

型号 品牌 描述 获取价格 数据表
ISD2560EI ETC Single-Chip Voice Record/Playback Devices 32-, 40-, 48-, 64-,60-,75,90-, and 120-Second Du

获取价格

ISD2560G ETC

获取价格

ISD2560GI WINBOND Speech Synthesizer With RCDG, 63.8s, CMOS, PDSO28

获取价格

ISD2560P WINBOND Speech Synthesizer With RCDG, 60s, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28

获取价格

ISD2560PI WINBOND Consumer IC

获取价格

ISD2560PRODUCTS ETC

获取价格