5秒后页面跳转
IS64VLPS204836B-166B2LA3 PDF预览

IS64VLPS204836B-166B2LA3

更新时间: 2024-01-02 03:04:33
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器
页数 文件大小 规格书
38页 1647K
描述
Cache SRAM, 2MX36, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, MS-028, BGA-119

IS64VLPS204836B-166B2LA3 数据手册

 浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第2页浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第3页浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第4页浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第5页浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第6页浏览型号IS64VLPS204836B-166B2LA3的Datasheet PDF文件第7页 
wordsby32bits.  
                                                                   
36bits.ꢀTheIS61LPS204832Bisorganizedas2,096,952ꢀ  
TheIS61LPS/VPS409618Bisorganizedꢀ  
                                                             
IS61LPS409618B, IS61LPS204836B, IS61LPS204832B, IS64LPS204836B,  
IS61VPS/VVPS409618B, IS61VPS/VVPS204836B  
2M x 36, 2M x 32, 4M x 18  
72 Mb SYNCHRONOUS PIPELINED,  
ADVANCED INFORMATION  
FEBRUARY 2013  
SINGLE CYCLE DESELECT STATIC RAM  
FEATURES  
DESCRIPTION  
The72Mbproductfamilyfeaturesꢀ high-speed,low-powerꢀ  
synchronousꢀstaticꢀRAMsꢀdesignedꢀtoꢀprovideꢀburstable,ꢀ  
high-performanceꢀ memoryꢀ forꢀ communicationꢀ andꢀ net-  
workingapplications.TheIS61LPS/VPS204836Bandꢀ  
IS64LPS204836Bꢀareꢀorganizedꢀasꢀ2,096,952ꢀwordsꢀbyꢀ  
•ꢀ Internalꢀself-timedꢀwriteꢀcycle  
•ꢀ IndividualꢀByteꢀWriteꢀControlꢀandꢀGlobalꢀWrite  
•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀdataꢀandꢀ  
control  
•ꢀ BurstꢀsequenceꢀcontrolꢀusingꢀMODEꢀinputꢀꢀ  
as4,193,904wordsby18bits.FabricatedwithISSI'sꢀ  
advancedꢀ CMOSꢀ technology,ꢀ theꢀ deviceꢀ integratesꢀ aꢀ  
2-bitꢀburstꢀcounter,ꢀhigh-speedꢀSRAMꢀcore,ꢀandꢀhigh-  
drivecapabilityoutputsintoasinglemonolithiccircuit.Allꢀ  
synchronousꢀinputsꢀpassꢀthroughꢀregistersꢀcontrolledꢀbyꢀ  
aꢀpositive-edge-triggeredꢀsingleꢀclockꢀinput.  
•ꢀ Threeꢀchipꢀenableꢀoptionꢀforꢀsimpleꢀdepthꢀex-  
pansionꢀandꢀaddressꢀpipelining  
•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs  
•ꢀ AutoꢀPower-downꢀduringꢀdeselect  
•ꢀ Singleꢀcycleꢀdeselect  
Writeꢀcyclesꢀareꢀinternallyꢀself-timedꢀandꢀareꢀinitiatedꢀbyꢀ  
theꢀrisingꢀedgeꢀofꢀtheꢀclockꢀinput.ꢀWriteꢀcyclesꢀcanꢀbeꢀ  
oneꢀtoꢀfourꢀbytesꢀwideꢀasꢀcontrolledꢀbyꢀtheꢀwriteꢀcontrolꢀ  
inputs.  
•ꢀ SnoozeꢀMODEꢀforꢀreduced-powerꢀstandby  
•ꢀ JTAGꢀBoundaryꢀScanꢀforꢀPBGAꢀpackage  
•ꢀ PowerꢀSupply  
Separatebyteenablesallowindividualbytestobewritten.ꢀ  
Theꢀbyteꢀwriteꢀoperationꢀisꢀperformedꢀbyꢀusingꢀtheꢀbyteꢀ  
writeenable(BWE)inputcombinedwithoneormoreꢀ  
individualꢀbyteꢀwriteꢀsignalsꢀ(BWx). Inꢀaddition,ꢀGlobalꢀ  
Writeꢀ(GW)ꢀisꢀavailableꢀforꢀwritingꢀallꢀbytesꢀatꢀoneꢀtime,ꢀ  
regardlessꢀofꢀtheꢀbyteꢀwriteꢀcontrols.  
ꢀ LPS:ꢀVdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%)  
VPS:ꢀVdd 2.5V (+ 5%), Vddq 2.5V (+ 5%)  
VVPS:ꢀVdd 1.8V (+ 5%), Vddq 1.8V (+ 5%)  
•ꢀ JEDECꢀ100-PinꢀTQFP,ꢀ119-ballꢀPBGA,ꢀandꢀ  
165-ballꢀPBGAꢀpackages  
BurstscanbeinitiatedwitheitherADSP(AddressStatusꢀ  
Processor)ꢀorꢀADSCꢀ(AddressꢀStatusꢀCacheꢀController)ꢀ  
inputꢀpins.ꢀSubsequentꢀburstꢀaddressesꢀcanꢀbeꢀgener-  
atedꢀinternallyꢀandꢀcontrolledꢀbyꢀtheꢀADVꢀ(burstꢀaddressꢀ  
advance)ꢀinputꢀpin.ꢀ  
•ꢀ Lead-freeꢀavailable  
Theꢀmodeꢀpinꢀisꢀusedꢀtoꢀselectꢀtheꢀburstꢀsequenceꢀor-  
der,ꢀLinearꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀLOW.ꢀ  
InterleaveꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀHIGHꢀ  
orꢀleftꢀfloating.  
FAST ACCESS TIME  
Symbol  
Parameter  
250  
2.6ꢀ  
4ꢀ  
200  
3.1ꢀ  
5ꢀ  
166  
3.5ꢀ  
6ꢀ  
Units  
ns  
tkq  
tkc  
ClockꢀAccessꢀTimeꢀ  
CycleꢀTimeꢀ  
ns  
Frequencyꢀ  
250ꢀ  
200ꢀ  
166ꢀ  
MHz  
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no  
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on  
any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause  
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written  
assurance to its satisfaction, that:  
a.) the risk of injury or damage has been minimized;  
b.) the user assume all such risks; and  
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
1
Rev. 00C  
2/26/2013  

与IS64VLPS204836B-166B2LA3相关器件

型号 品牌 获取价格 描述 数据表
IS64VLPS204836B-166B3LA3 ISSI

获取价格

Cache SRAM, 2MX36, 3.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, LEAD FREE, PLASTIC, TFBGA
IS64VLPS204836B-166M3A3 ISSI

获取价格

Cache SRAM, 2MX36, 3.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, PLASTIC, LFBGA-165
IS64VLPS204836B-166M3LA3 ISSI

获取价格

Cache SRAM, 2MX36, 3.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, LEAD FREE, PLASTIC, LFBGA
IS64VLPS204836B-166TQ2LA3 ISSI

获取价格

Cache SRAM, 2MX36, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-100
IS64VLPS409618B-166B2A3 ISSI

获取价格

Cache SRAM, 4MX18, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 1 MM PITCH, PLASTIC, MS-028, BGA-119
IS64VLPS409618B-166B2LA3 ISSI

获取价格

Cache SRAM, 4MX18, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, MS-02
IS64VLPS409618B-166B3A3 ISSI

获取价格

Cache SRAM, 4MX18, 3.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, PLASTIC, TFBGA-165
IS64VLPS409618B-166M3LA3 ISSI

获取价格

Cache SRAM, 4MX18, 3.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, LEAD FREE, PLASTIC, LFBGA
IS64VLPS409618B-166TQ2A3 ISSI

获取价格

Cache SRAM, 4MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-100
IS64VPS102436B-166B2LA3 ISSI

获取价格

Cache SRAM, 1MX36, 3.8ns, CMOS, PBGA119, BGA-119