®
®
ISSI
IS62LV12816L
ISSI
IS62LV12816L
128K x 16 CMOS STATIC RAM
ADVANCE INFORMATION
AUGUST 1998
1
FEATURES
DESCRIPTION
The ISSI IS62LV12816L is a high-speed, 2,097,152-bit static
RAM organized as 131,072 words by 16 bits. It is fabricated
usingISSI'shigh-performanceCMOStechnology. Thishighly
reliable process coupled with innovative circuit design
techniques, yields high-performance and low power
consumption devices.
• High-speed access time: 70, 100, and 120 ns
• CMOS low power operation
2
– 120 mW (typical) operating
– 6 µW (typical) CMOS standby
• TTL compatible interface levels
• Single 3V ± 10% VCC power supply
3
WhenCEisHIGH(deselected),thedeviceassumesastandby
mode at which the power dissipation can be reduced down
with CMOS input levels.
• Fully static operation: no clock or refresh
required
4
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs, CEand OE. The active LOW Write
Enable (WE) controls both writing and reading of the memory.
A data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
5
• Available in the 44-pin TSOP (Type II) and
48-pin mini BGA
The IS62LV12816L is packaged in the JEDEC standard
44-pin TSOP (Type II) and 48-pin mini BGA.
6
FUNCTIONAL BLOCK DIAGRAM
7
128K x 16
MEMORY ARRAY
A0-A16
DECODER
8
VCC
GND
9
I/O0-I/O7
Lower Byte
I/O
DATA
COLUMN I/O
10
11
12
CIRCUIT
I/O8-I/O15
Upper Byte
CE
OE
WE
CONTROL
CIRCUIT
UB
LB
The specification contains ADVANCE INFORMATION. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible
product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1998, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION SR002-0C
1
08/20/98