Datasheet > IS61VVF204818B-7.5B2LI

IS61VVF204818B-7.5B2LI

更新时间： 2024-02-01 15:20:45

品牌	Logo	应用领域
美国芯成 - ISSI		时钟静态存储器内存集成电路
页数	文件大小	规格书
33页	1567K
描述
Cache SRAM, 2MX18, 7.5ns, CMOS, PBGA119, 14 X 22 MM, LEAD FREE, PLASTIC, MS-028, BGA-119

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IS61VVF204818B-7.5B2LI 技术参数

是否Rohs认证：	符合	生命周期：	Active
零件包装代码：	BGA	包装说明：	BGA, BGA119,7X17,50
针数：	119	Reach Compliance Code：	compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
风险等级：	5.77	最长访问时间：	7.5 ns
最大时钟频率 (fCLK)：	117 MHz	I/O 类型：	COMMON
JESD-30 代码：	R-PBGA-B119	长度：	22 mm
内存密度：	37748736 bit	内存集成电路类型：	CACHE SRAM
内存宽度：	18	功能数量：	1
端子数量：	119	字数：	2097152 words
字数代码：	2000000	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	2MX18	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	BGA
封装等效代码：	BGA119,7X17,50	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY	并行/串行：	PARALLEL
电源：	2.5 V	认证状态：	Not Qualified
座面最大高度：	3.5 mm	最小待机电流：	2.38 V
子类别：	SRAMs	最大供电电压 (Vsup)：	1.89 V
最小供电电压 (Vsup)：	1.71 V	标称供电电压 (Vsup)：	1.8 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	BALL
端子节距：	1.27 mm	端子位置：	BOTTOM
宽度：	14 mm	Base Number Matches：	1

IS61VVF204818B-7.5B2LI 数据手册

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第2页

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第3页

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第4页

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第5页

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第6页

浏览型号IS61VVF204818B-7.5B2LI的Datasheet PDF文件第7页

IS61(64)LF102436B, IS61(64)VF/VVF102436B

IS61(64)LF204818B, IS61(64)VF/VVF204818B

1M x 36, 2M x 18

36 Mb SYNCHRONOUS FLOW-THROUGH

STATIC RAM

ADVANCED INFORMATION

OCTOBER 2012

DESCRIPTION

FEATURES

The 36Mb product family features high-speed, low-power

synchronous static RAMs designed to provide burstable,

high-performance memory for communication and network-

ing applications. The IS61LF/VF102436B is organized as

1,048,476 words by 36 bits. The IS61LF/VF204818B is

organized as 2,096,952 words by 18 bits. Fabricated with

ISSI's advanced CMOS technology, the device integrates

a 2-bit burst counter, high-speed SRAM core, and high-

drive capability outputs into a single monolithic circuit. All

synchronous inputs pass through registers controlled by

a positive-edge-triggered single clock input.

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Burst sequence control using MODE input

•

Three chip enable option for simple depth expan-

sion and address pipelining

• Common data inputs and data outputs

• Auto Power-down during deselect

• Single cycle deselect

Writecyclesareinternallyself-timedandareinitiatedbythe

rising edge of the clock input. Write cycles can be one to

four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be writ-

ten. Byte write operation is performed by using byte write

enable (BWE) input combined with one or more individual

byte write signals (BWx). In addition, Global Write (GW)

is available for writing all bytes at one time, regardless of

the byte write controls.

• Snooze MODE for reduced-power standby

• JTAG Boundary Scan for PBGA package

• Power Supply

LF: Vdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%)

VF: Vdd 2.5V (+ 5%), Vddq 2.5V (+ 5%)

VVF: Vdd 1.8V (+ 5%), Vddq 1.8V (+ 5%)

Bursts can be initiated with either ADSP (Address Status

Processor) or ADSC (Address Status Cache Controller)

input pins. Subsequent burst addresses can be gener-

ated internally and controlled by the ADV (burst address

advance) input pin.

• JEDEC 100-Pin TQFP, 119-pin PBGA, and 165-

pin PBGA packages

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW. Inter-

leave burst is achieved when this pin is tied HIGH or left

ﬂoating.

• Lead-free available

FAST ACCESS TIME

Symbol

Parameter

-6.5

6.5

-7.5

7.5

8.5

117

Units

tkq

Clock Access Time

Cycle Time

tkc

7.5

Frequency

133

MHz

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device speciﬁcation before relying on

any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause

failure of the life support system or to signiﬁcantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written

assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774

Rev. 00B

10/2/2012

12 3 4 5 6 7...33

下载PDF

与IS61VVF204818B-7.5B2LI相关器件

型号	品牌	描述	获取价格	数据表
IS61VVF204836B-7.5B2	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格
IS61VVF204836B-7.5B2L	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格
IS61VVF204836B-7.5B3	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格
IS61VVF204836B-7.5B3L	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格
IS61VVF204836B-7.5M3	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格
IS61VVF204836B-7.5M3L	ISSI	2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM	获取价格

与IS61VVF204818B-7.5B2LI相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

14
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

13
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

12
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

9

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61VVF204818B-7.5B2LI

IS61VVF204818B-7.5B2LI 技术参数

IS61VVF204818B-7.5B2LI 数据手册

与IS61VVF204818B-7.5B2LI相关器件

与IS61VVF204818B-7.5B2LI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61VVF204818B-7.5B2LI

IS61VVF204818B-7.5B2LI 技术参数

IS61VVF204818B-7.5B2LI 数据手册

与IS61VVF204818B-7.5B2LI相关器件

与IS61VVF204818B-7.5B2LI相关文章

您还可以找

您在本页遇到什么问题？