5秒后页面跳转
IS61NLF51236B-6.5B2LA3 PDF预览

IS61NLF51236B-6.5B2LA3

更新时间: 2024-11-27 14:51:39
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器内存集成电路
页数 文件大小 规格书
39页 1891K
描述
ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA119, 14 X 22 MM, LEAD FREE, PLASTIC, MO-028, BGA-119

IS61NLF51236B-6.5B2LA3 技术参数

生命周期:Active包装说明:BGA,
Reach Compliance Code:unknown风险等级:5.72
最长访问时间:6.5 nsJESD-30 代码:R-PBGA-B119
长度:22 mm内存密度:18874368 bit
内存集成电路类型:ZBT SRAM内存宽度:36
功能数量:1端子数量:119
字数:524288 words字数代码:512000
工作模式:SYNCHRONOUS最高工作温度:125 °C
最低工作温度:-40 °C组织:512KX36
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL座面最大高度:3.5 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM宽度:14 mm
Base Number Matches:1

IS61NLF51236B-6.5B2LA3 数据手册

 浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第2页浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第3页浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第4页浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第5页浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第6页浏览型号IS61NLF51236B-6.5B2LA3的Datasheet PDF文件第7页 
IS61NLF51236(32)B/IS61NVF51236(32)B/IS61NVVF51236(32)B  
IS61NLF102418B/IS61NVF102436B/IS61NVVF102418B  
512K x36 and 1024K x18 18Mb, FLOW THROUGH 'NO WAIT' STATE  
BUS SYNCHRONOUS SRAM  
FEBRUARY 2014  
ADVANCED INFORMATION  
FEATURES  
DESCRIPTION  
100 percent bus utilization  
The 18Meg product family features high-speed,  
low-power synchronous static RAMs designed to  
provide a burstable, high-performance, 'no wait'  
state, device for networking and communications  
applications. They are organized as 512K words  
by 36 bits and 1024K words by 18 bits, fabricated  
with ISSI's advanced CMOS technology.  
Incorporating a 'no wait' state feature, wait cycles  
are eliminated when the bus switches from read  
to write, or write to read. This device integrates a  
2-bit burst counter, high-speed SRAM core, and  
high-drive capability outputs into a single  
monolithic circuit.  
All synchronous inputs pass through registers are  
controlled by a positive-edge-triggered single  
clock input. Operations may be suspended and all  
synchronous inputs ignored when Clock Enable,  
/CKE is HIGH. In this state the internal device will  
hold their previous values.  
No wait cycles between Read and Write  
Internal self-timed write cycle  
Individual Byte Write Control  
Single R/W (Read/Write) control pin  
Clock controlled, registered address, data and  
control  
Interleaved or linear burst sequence control  
using MODE input  
Three chip enables for simple depth  
expansion and address pipelining  
Power Down mode  
Common data inputs and data outputs  
/CKE pin to enable clock and suspend  
operation  
JEDEC 100-pin QFP, 165-ball BGA and 119-  
ball BGA packages  
Power supply:  
NLF: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%)  
NVF: VDD 2.5V (± 5%), VDDQ 2.5V (± 5%)  
NVVF: VDD 1.8V (± 5%), VDDQ 1.8V (± 5%)  
JTAG Boundary Scan for BGA packages  
Commercial, Industrial and Automotive  
temperature support  
All Read, Write and Deselect cycles are initiated  
by the ADV input. When the ADV is HIGH the  
internal burst counter is incremented. New  
external addresses can be loaded when ADV is  
LOW.  
Lead-free available  
For leaded option, please contact ISSI.  
Write cycles are internally self-timed and are  
initiated by the rising edge of the clock inputs and  
when /WE is LOW. Separate byte enables allow  
individual bytes to be written.  
FAST ACCESS TIME  
A burst mode pin (MODE) defines the order of the  
burst sequence. When tied HIGH, the interleaved  
burst sequence is selected. When tied LOW, the  
linear burst sequence is selected.  
Symbol  
tKQ  
Parameter  
-6.5  
-7.5  
Units  
Clock Access  
Time  
6.5  
7.5  
ns  
tKC  
Cycle time  
Frequency  
7.5  
8.5  
ns  
133  
117  
MHz  
Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no  
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on  
any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause  
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written  
assurance to its satisfaction, that:  
a.) the risk of injury or damage has been minimized;  
b.) the user assume all such risks; and  
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances  
Integrated Silicon Solution, Inc.- www.issi.com  
Rev. 00A  
1
2/13/2014  

与IS61NLF51236B-6.5B2LA3相关器件

型号 品牌 获取价格 描述 数据表
IS61NLF51236B-6.5B2LI ISSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA119, BGA-119
IS61NLF51236B-6.5B3 ISSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, TFBGA-165
IS61NLF51236B-6.5B3LA3 ISSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, TFBGA-165
IS61NLF51236B-6.5TQL ISSI

获取价格

ZBT SRAM, 512KX36, 6.5ns, CMOS, PQFP100, LQFP-100
IS61NLF51236B-7.5B3 ISSI

获取价格

ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, TFBGA-165
IS61NLF51236B-7.5B3LA3 ISSI

获取价格

ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, TFBGA-165
IS61NLF51236B-7.5TQLI ISSI

获取价格

IC SRAM 18M PARALLEL 100LQFP
IS61NLF51236B-7.5TQLI-TR ISSI

获取价格

IC SRAM 18MBIT 7.5NS 100TQFP
IS61NLP102418 ISSI

获取价格

256K x 72, 512K x 36 and 1M x 18 18Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP102418-200B2LI ISSI

获取价格

ZBT SRAM, 1MX18, 3.1ns, CMOS, PBGA119, 14 X 22 MM, LEAD FREE, PLASTIC, MS-028, BGA-119