Datasheet > IS61DDB44M18-250M3

IS61DDB44M18-250M3

更新时间： 2024-11-18 05:39:35

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器双倍数据速率
页数	文件大小	规格书
26页	637K
描述
72 Mb (2M x 36 & 4M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61DDB44M18-250M3 数据手册

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第2页

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第3页

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第4页

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第5页

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第6页

浏览型号IS61DDB44M18-250M3的Datasheet PDF文件第7页

72 Mb (2M x 36 & 4M x 18)

DDR-II (Burst of 4) CIO Synchronous SRAMs

MAY 2009

• Two echo clocks (CQ and CQ) that are delivered

simultaneously with data.

Features

• 2M x 36 or 4M x 18.

• +1.8V core power supply and 1.5, 1.8V V_DDQ

used with 0.75, 0.9V V_REF

• On-chip delay-locked loop (DLL) for wide data

valid window.

• HSTL input and output levels.

• Common I/O read and write ports.

• Registered addresses, write and read controls,

byte writes, and data outputs.

• Synchronous pipeline read with late write opera-

tion.

• Full data coherency.

• Double data rate (DDR-II) interface for read and

• Boundary scan using limited set of JTAG 1149.1

functions.

write input ports.

• Fixed 4-bit burst for read and write operations.

• Clock stop support.

• Byte write capability.

• Fine ball grid array (FBGA) package

- 15mm x 17mm body size

- 1mm pitch

• Two input clocks (K and K) for address and con-

trol registering at rising edges only.

• Two input clocks (C and C) for data output con-

trol.

- 165-ball (11 x 15) array

• Programmable impedance output drivers via 5x

user-supplied precision resistor.

Description

The 72Mb IS61DDB42M36 and IS61DDB44M18

are synchronous, high-performance CMOS static

random access memory (SRAM) devices. These

SRAMs have a common I/O bus. The rising edge of

K clock initiates the read/write operation, and all

internal operations are self-timed. Refer to the

Timing Reference Diagram for Truth Table on p.8

for a description of the basic operations of these

DDR-II (Burst of 4) CIO SRAMs.

• Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-

in to enable or disable writes on a per-byte basis. An

internal write buffer enables the data-ins to be regis-

tered one cycle later than the write address. The first

data-in burst is clocked one cycle later than the write

command signal, and the second burst is timed to

the following rising edge of the K clock. Two full

clock cycles are required to complete a write opera-

tion.

Read and write addresses are registered on alter-

nating rising edges of the K clock. Reads and writes

are performed in double data rate. The following are

registered internally on the rising edge of the K

clock:

During the burst read operation, at the first and third

bursts the data-outs are updated from output regis-

ters off the second and fourth rising edges of the C

clock (starting 1.5 cycles later). At the second and

fourth bursts, the data-outs are updated with the

third and fifth rising edges of the corresponding C

clock (see page 9). The K and K clocks are used to

time the data-outs whenever the C and C clocks are

tied high. Two full clock cycles are required to

complete a read operation

• Read and write addresses

• Address load

• Read/write enable

• Byte writes for burst addresses 1 and 3

• Data-in for burst addresses 1 and 3

The following are registered on the rising edge of

the K clock:

The device is operated with a single +1.8V power

supply and is compatible with HSTL I/O interfaces.

• Byte writes for burst addresses 2 and 4

Integrated Silicon Solution, Inc.

Rev. A

05/14/09

12 3 4 5 6 7...26

中文翻译

下载PDF

与IS61DDB44M18-250M3相关器件

型号	品牌	获取价格	描述	数据表
IS61DDB44M18-250M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs
IS61DDB44M18-300M3	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs
IS61DDB44M18-300M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs
IS61DDB44M18A	ISSI	获取价格	Synchronous pipeline read with late write operation
IS61DDB44M18A-300M3L	ISSI	获取价格	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165
IS61DDB451236A-333M3	ISSI	获取价格	DDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LFBGA-165
IS61DDB451236A-333M3L	ISSI	获取价格	DDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165
IS61DDB451236A-333M3LI	ISSI	获取价格	DDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165
IS61DDP2B21M18A	ISSI	获取价格	1Mx18, 512Kx36 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM
IS61DDP2B21M18A-400M3L	ISSI	获取价格	DDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165

与IS61DDB44M18-250M3相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61DDB44M18-250M3

IS61DDB44M18-250M3 数据手册

与IS61DDB44M18-250M3相关器件

与IS61DDB44M18-250M3相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61DDB44M18-250M3

IS61DDB44M18-250M3 数据手册

与IS61DDB44M18-250M3相关器件

与IS61DDB44M18-250M3相关文章

您还可以找

您在本页遇到什么问题？