Datasheet > IN74ACT112N

IN74ACT112N

更新时间： 2024-11-05 22:48:07

品牌	Logo	应用领域
INTEGRAL		触发器
页数	文件大小	规格书
5页	204K
描述
DUAL J-K FLIP-FLOP WITH SET AND RESET

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IN74ACT112N 技术参数

生命周期：	Contact Manufacturer	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.75
Base Number Matches：	1

IN74ACT112N 数据手册

IN74ACT112

DUAL J-K FLIP-FLOP

WITH SET AND RESET

High-Speed Silicon-Gate CMOS

The IN74ACT112 is identical in pinout to the LS/ALS112,

HC/HCT112. The IN74ACT112 may be used as a level converter

for interfacing TTL or NMOS outputs to High Speed CMOS

inputs.

Each flip-flop is negative-edge clocked and has active-low

asynchronous Set and Reset inputs.

• TTL/NMOS Compatible Input Levels

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 4.5 to 5.5 V

• Low Input Current: 1.0 µA; 0.1 µA @ 25°C

• Outputs Source/Sink 24 mA

ORDERING INFORMATION

IN74ACT112N Plastic

IN74ACT112D SOIC

T_A= -40° to 85° C for all

packages

LOGIC DIAGRAM

PIN ASSIGNMENT

FUNCTION TABLE

Inputs

Outputs

Set

Reset

Clock

L^*

No Change

Toggle

No Change

PIN 16=V_CC

PIN 8 = GND

* Both outputs will remain low as long as Set and

Reset are low, but the output states are

unpredictable if Set and Reset go high

simultaneously

X = Don’t Care

12 3 4 5

中文翻译

下载PDF

与IN74ACT112N相关器件

型号	品牌	获取价格	描述	数据表
IN74ACT11D	INTEGRAL	获取价格	TRIPLE 3-INPUT AND GATE
IN74ACT11N	INTEGRAL	获取价格	TRIPLE 3-INPUT AND GATE
IN74ACT125	INTEGRAL	获取价格	Quad 3-State Noninverting Buffers
IN74ACT125	IKSEMICON	获取价格	Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
IN74ACT125D	IKSEMICON	获取价格	Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
IN74ACT125D	INTEGRAL	获取价格	Quad 3-State Noninverting Buffers
IN74ACT125N	INTEGRAL	获取价格	Quad 3-State Noninverting Buffers
IN74ACT125N	IKSEMICON	获取价格	Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
IN74ACT132	IKSEMICON	获取价格	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS
IN74ACT132	INTEGRAL	获取价格	QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS