5秒后页面跳转
IDT79R3052-20MJ PDF预览

IDT79R3052-20MJ

更新时间: 2024-11-29 22:35:59
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
23页 182K
描述
RISControllers

IDT79R3052-20MJ 数据手册

 浏览型号IDT79R3052-20MJ的Datasheet PDF文件第2页浏览型号IDT79R3052-20MJ的Datasheet PDF文件第3页浏览型号IDT79R3052-20MJ的Datasheet PDF文件第4页浏览型号IDT79R3052-20MJ的Datasheet PDF文件第5页浏览型号IDT79R3052-20MJ的Datasheet PDF文件第6页浏览型号IDT79R3052-20MJ的Datasheet PDF文件第7页 
IDT79R3051 , 79R3051E  
IDT79R3052 , 79R3052E  
IDT79R3051/79R3052  
RISControllers  
Integrated Device Technology, Inc.  
— On-chip DMA arbiter  
FEATURES:  
— Bus Interface minimizes design complexity  
• Single clock input with 40%-60% duty cycle  
• 35 MIPS, over 64,000 Dhrystones at 40MHz  
• Low-cost 84-pin PLCC packaging that's pin-/package-  
compatible with thermally enhanced 84-pin MQUAD.  
• Flexible bus interface allows simple, low-cost designs  
• 20, 25, 33, and 40MHz operation  
• Complete software support  
— Optimizing compilers  
— Real-time operating systems  
— Monitors/debuggers  
• Instruction set compatible with IDT79R3000A and  
IDT79R3001 MIPS RISC CPUs  
• High level of integration minimizes system cost, power  
consumption  
— IDT79R3000A /IDT79R3001 RISC Integer CPU  
— R3051 features 4KB of Instruction Cache  
— R3052 features 8KB of Instruction Cache  
— All devices feature 2kB of Data Cache  
— “E” Versions (Extended Architecture) feature full  
function Memory Management Unit, including 64-  
entry Translation Lookaside Buffer (TLB)  
— 4-deep write buffer eliminates memory write stalls  
— 4-deep read buffer supports burst refill from slow  
memory devices  
— Floating Point Software  
— Page Description Languages  
BrCond(3:0)  
Clk2xIn  
Clock  
Generator  
Unit  
Master Pipeline Control  
System Control  
Coprocessor  
Integer  
CPU Core  
Exception/Control  
Registers  
General Registers  
(32 x 32)  
Memory Management  
Registers  
ALU  
Shifter  
Mult/Div Unit  
Address Adder  
PC Control  
Int(5:0)  
Translation  
Lookaside Buffer  
(64 entries)  
Virtual Address  
32  
Physical Address Bus  
32  
Instruction  
Cache  
(8kB/4kB)  
Data  
Cache  
(2kB)  
Data Bus  
Bus Interface Unit  
4-deep  
Write  
Buffer  
4-deep  
DMA  
BIU  
Control  
Read  
Arbiter  
Buffer  
Address/  
Data  
DMA Rd/Wr SysClk  
Ctrl Ctrl  
2874 drw 01  
Figure 1. R3051 Family Block Diagram  
The IDT logo is a registered trademark, and RISChipset, RISController, R3041, R3051, R3052, R3071, R3081, R3720, R4400 and R4600 are trademarks of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGE  
SEPTEMBER 1995  
1995 Integrated Device Technology, Inc.  
5.3  
DSC-3000/5  
1

与IDT79R3052-20MJ相关器件

型号 品牌 获取价格 描述 数据表
IDT79R3052-20PH ETC

获取价格

32-Bit Microprocessor
IDT79R3052-20QJ IDT

获取价格

Microprocessor, 32-Bit, 20MHz, CMOS, CQCC84
IDT79R3052-20QJM IDT

获取价格

Microprocessor, 32-Bit, 20MHz, CMOS, CQCC84
IDT79R3052-25 IDT

获取价格

RISControllers
IDT79R3052-25G ETC

获取价格

32-Bit Microprocessor
IDT79R3052-25GB IDT

获取价格

RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA84, CAVITY DOWN, CERAMIC, PGA-84
IDT79R3052-25GM IDT

获取价格

暂无描述
IDT79R3052-25J IDT

获取价格

RISControllers
IDT79R3052-25J8 IDT

获取价格

RISC Microprocessor, 32-Bit, 25MHz, CMOS, PQCC84, PLASTIC, LCC-84
IDT79R3052-25MJ IDT

获取价格

RISControllers