5秒后页面跳转
IDT72V801 PDF预览

IDT72V801

更新时间: 2024-11-15 23:01:15
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
16页 152K
描述
3.3 VOLT DUAL CMOS SyncFIFO⑩

IDT72V801 数据手册

 浏览型号IDT72V801的Datasheet PDF文件第2页浏览型号IDT72V801的Datasheet PDF文件第3页浏览型号IDT72V801的Datasheet PDF文件第4页浏览型号IDT72V801的Datasheet PDF文件第5页浏览型号IDT72V801的Datasheet PDF文件第6页浏览型号IDT72V801的Datasheet PDF文件第7页 
IDT72V801  
IDT72V811  
IDT72V821  
IDT72V831  
IDT72V841  
IDT72V851  
3.3 VOLT DUAL CMOS SyncFIFO™  
DUAL 256 X 9, DUAL 512 X 9,  
DUAL 1,024 X 9, DUAL 2,048 X 9,  
DUAL 4,096 X 9 , DUAL 8,192 X 9  
EachofthetwoFIFOs(designatedFIFOAandFIFOB)containedinthe  
IDT72V801/72V811/72V821/72V831/72V841/72V851hasa9-bitinputdata  
port (DA0 - DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8,  
QB0 - QB8).Eachinputportis controlledbya free-runningclock(WCLKA,  
WCLKB), and two Write Enable pins (WENA1, WENA2, WENB1, WENB2).  
DataiswrittenintoeachofthetwoarraysoneveryrisingclockedgeoftheWrite  
Clock (WCLKA, WCLKB) when the appropriate Write Enable pins are  
asserted.  
TheoutputportofeachFIFObankiscontrolledbyitsassociated clockpin  
(RCLKA, RCLKB) and two Read Enable pins (RENA1, RENA2, RENB1,  
RENB2).TheReadClockcanbetiedtotheWriteClockforsingleclockoperation  
orthetwoclockscanrunasynchronousofoneanotherfordualclockoperation.  
AnOutputEnablepin(OEA,OEB)is providedonthereadportofeachFIFO  
forthree-stateoutputcontrol.  
ꢀEATURES:  
The IDT72V801 is equivalent to two IDT72V201 256 x 9 FIFOs  
The IDT72V811 is equivalent to two IDT72V211 512 x 9 FIFOs  
The IDT72V821 is equivalent to two IDT72V221 1,024 x 9 FIFOs  
The IDT72V831 is equivalent to two IDT72V231 2,048 x 9 FIFOs  
The IDT72V841 is equivalent to two IDT72V241 4,096 x 9 FIFOs  
The IDT72V851 is equivalent to two IDT72V251 8,192 x 9 FIFOs  
Offers optimal combination of large capacity, high speed,  
design flexibility and small footprint  
Ideal for prioritization, bidirectional, and width expansion  
applications  
10 ns read/write cycle time  
5V input tolerant  
Separate control lines and data lines for each FIFO  
Separate Empty, Full, programmable Almost-Empty and  
Almost-Full flags for each FIFO  
Enable puts output data lines in high-impedance state  
Space-saving 64-pin plastic Thin Quad Flat Pack (TQFP/  
STQFP)  
EachofthetwoFIFOshastwofixedflags,Empty(EFA,EFB)andFull(FFA,  
FFB). Twoprogrammableflags,Almost-Empty(PAEA,PAEB)andAlmost-Full  
(PAFA,PAFB),areprovidedforeachFIFObanktoimprovememoryutilization.  
Ifnotprogrammed,theprogrammableflagsdefaulttoEmpty+7forPAEAand  
PAEB, and Full-7 for PAFA and PAFB.  
TheIDT72V801/72V811/72V821/72V831/72V841/72V851architecture  
lendsitselftomanyflexibleconfigurationssuchas:  
Industrial temperature range (–40°C to +85°C) is available  
• 2-levelprioritydatabuffering  
Bidirectionaloperation  
DESCRIPTION:  
TheIDT72V801/72V811/72V821/72V831/72V841/72V851/72V851are  
dualsynchronous(clocked)FIFOs. Thedeviceisfunctionallyequivalentto  
twoIDT72V201/72V211/72V221/72V231/72V241/72V251FIFOsinasingle  
packagewithallassociatedcontrol,data,andflaglinesassignedtoseparate  
pins.  
Widthexpansion  
Depthexpansion  
ThisFIFOisfabricatedusingIDT'shigh-performancesubmicronCMOS  
technology.  
ꢀUNCTIONAL BLOCK DIAGRAM  
EFA  
PAEA  
PAFA  
FFA  
WCLKB  
WCLKA  
WENA1  
WENA2  
WENB1  
DA0 - DA8  
DB0 - DB8  
LDA  
LDB  
WENB2  
INPUT REGISTER  
OFFSET REGISTER  
INPUT REGISTER  
OFFSET REGISTER  
EFB  
FLAG  
LOGIC  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
WRITE CONTROL  
LOGIC  
PAEB  
PAFB  
FFB  
RAM ARRAY  
256 x 9, 512 x 9,  
1,024 x 9, 2,048 x 9,  
4,096 x 9, 8,192 x 9  
RAM ARRAY  
256 x 9, 512 x 9,  
1,024 x 9, 2,048 x 9,  
4,096 x 9, 8,192 x 9  
WRITE POINTER  
READ POINTER  
WRITE POINTER  
READ POINTER  
READ CONTROL  
LOGIC  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
OUTPUT REGISTER  
RESET LOGIC  
RESET LOGIC  
4093 drw 01  
RCLKB  
RENB1  
RENB2  
RSA  
OEA  
RSB  
RCLKA  
OEB  
QB0 - QB8  
QA0 - QA8  
RENA1  
RENA2  
The IDT logo is a registered trademark and the SyncFIFO is a trademark of Integrated Device Technology, Inc.  
APRIL 2001  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
2001 Integrated Device Technology, Inc.  
DSC-4093/1  

与IDT72V801相关器件

型号 品牌 获取价格 描述 数据表
IDT72V801L10PF IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO⑩
IDT72V801L10PF8 IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V801L10PF9 IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V801L10PFG IDT

获取价格

Bi-Directional FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
IDT72V801L10PFG8 IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, TQFP-64
IDT72V801L10TF IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO⑩
IDT72V801L10TF9 IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, PLASTIC, SLIM, TQFP-64
IDT72V801L10TFG IDT

获取价格

Bi-Directional FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
IDT72V801L15PF IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO⑩
IDT72V801L15PF9 IDT

获取价格

FIFO, 256X9, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64