5秒后页面跳转
IDT723623L15PFG8 PDF预览

IDT723623L15PFG8

更新时间: 2024-02-20 06:47:59
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
28页 286K
描述
FIFO, 256X36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128

IDT723623L15PFG8 数据手册

 浏览型号IDT723623L15PFG8的Datasheet PDF文件第2页浏览型号IDT723623L15PFG8的Datasheet PDF文件第3页浏览型号IDT723623L15PFG8的Datasheet PDF文件第4页浏览型号IDT723623L15PFG8的Datasheet PDF文件第5页浏览型号IDT723623L15PFG8的Datasheet PDF文件第6页浏览型号IDT723623L15PFG8的Datasheet PDF文件第7页 
CMOS BUS-MATCHING SyncFIFOTM  
256 x 36, 512 x 36, 1,024 x 36  
IDT723623  
IDT723633  
IDT723643  
Reset clears data and configures FIFO, Partial Reset clears data  
but retains configuration settings  
Mailbox bypass registers for each FIFO  
Free-running CLKA and CLKB may be asynchronous or  
coincident (simultaneous reading and writing of data on a single  
clock edge is permitted)  
ꢀEATURES:  
Memory storage capacity:  
IDT723623  
IDT723633  
IDT723643  
256 x 36  
512 x 36  
1,024 x 36  
Clocked FIFO buffering data from Port A to Port B  
Clock frequencies up to 83 MHz (8 ns access time)  
IDT Standard timing (using EF and FF) or First Word Fall  
Through Timing (using OR and IR flag functions)  
Programmable Almost-Empty and Almost-Full flags; each has  
three default offsets (8, 16 and 64)  
Easily expandable in width and depth  
Auto power down minimizes power dissipation  
Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)  
Industrial temperature range (–40°C to +85°C) is available  
DESCRIPTION:  
Serial or parallel programming of partial flags  
Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits  
(byte)  
TheIDT723623/723633/723643aremonolithic,high-speed,low-power,  
CMOSunidirectionalSynchronous(clocked)FIFOmemorieswhichsupport  
clockfrequencies upto83MHzandhave readaccess times as fastas 8ns.  
Big- or Little-Endian format for word and byte bus sizes  
ꢀUNCTIONAL BLOCK DIAGRAM  
MBF1  
Mail 1  
Register  
CLKA  
CSA  
W/RA  
ENA  
Port-A  
Control  
Logic  
MBA  
36  
RAM ARRAY  
256 x 36  
36  
36  
FIFO1  
Mail1,  
Mail2,  
Reset  
Logic  
RS1  
RS2  
PRS  
512 x 36  
1,024 x 36  
36  
Write  
Pointer  
Read  
Pointer  
A0-A35  
B0-B35  
Status Flag  
Logic  
EF/OR  
AE  
FF/IR  
AF  
36  
36  
SPM  
FS0/SD  
FS1/SEN  
Programmable Flag  
Offset Registers  
Timing  
Mode  
FWFT  
10  
CLKB  
CSB  
W/RB  
ENB  
MBB  
BE  
Port-B  
Control  
Logic  
BM  
SIZE  
Mail 2  
Register  
3269 drw01  
MBF2  
IDT,theIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.SyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
AUGUST 2001  
1
2001 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-3269/2  

与IDT723623L15PFG8相关器件

型号 品牌 描述 获取价格 数据表
IDT723623L20PFI IDT FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128

获取价格

IDT723623L20TQFP IDT FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128

获取价格

IDT723623L30PF IDT FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128

获取价格

IDT723623L30TQFP IDT FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128

获取价格

IDT723624 IDT CMOS SyncBiFIFOTM WITH BUS-MATCHING

获取价格

IDT723624_13 IDT CMOS SyncBiFIFO WITH BUS-MATCHING

获取价格