5秒后页面跳转
IDT71V65802150BGI PDF预览

IDT71V65802150BGI

更新时间: 2024-11-08 18:30:07
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
26页 484K
描述
ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA119, 14 X 22 MM, MS-028AA, BGA-119

IDT71V65802150BGI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:119
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.92
最长访问时间:3.8 ns其他特性:PIPELINED ARCHITECTURE
JESD-30 代码:R-PBGA-B119JESD-609代码:e0
长度:22 mm内存密度:9437184 bit
内存集成电路类型:ZBT SRAM内存宽度:18
湿度敏感等级:3功能数量:1
端子数量:119字数:524288 words
字数代码:512000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX18封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
峰值回流温度(摄氏度):225认证状态:Not Qualified
座面最大高度:2.36 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:14 mmBase Number Matches:1

IDT71V65802150BGI 数据手册

 浏览型号IDT71V65802150BGI的Datasheet PDF文件第2页浏览型号IDT71V65802150BGI的Datasheet PDF文件第3页浏览型号IDT71V65802150BGI的Datasheet PDF文件第4页浏览型号IDT71V65802150BGI的Datasheet PDF文件第5页浏览型号IDT71V65802150BGI的Datasheet PDF文件第6页浏览型号IDT71V65802150BGI的Datasheet PDF文件第7页 
256K x 36, 512K x 18  
IDT71V65602/Z  
IDT71V65802/Z  
3.3VSynchronousZBTSRAMs  
2.5V I/O, Burst Counter  
PipelinedOutputs  
Features  
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock  
cycle,andtwocycleslatertheassociateddatacycleoccurs,beitreadorwrite.  
The IDT71V65602/5802 contain data I/O, address and control signal  
registers.Outputenableistheonlyasynchronoussignalandcanbeusedto  
disabletheoutputsatanygiventime.  
A Clock Enable (CEN) pin allows operation of the IDT71V65602/5802  
tobesuspendedaslongasnecessary.Allsynchronousinputsareignored  
when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious  
values.  
256K x 36, 512K x 18 memory configurations  
Supports high performance system speed - 150MHz  
(3.8ns Clock-to-Data Access)  
ZBTTM Feature - No dead cycles between write and read cycles  
Internally synchronized output buffer enable eliminates the  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
There are three chip enable pins (CE1, CE2, CE2) that allow the  
user to deselect the device when desired. If any one of these three are not  
asserted when ADV/LDis low, no new memory operation can be initiated.  
However,anypendingdatatransfers(readsorwrites)willbecompleted.The  
databuswilltri-statetwocyclesafterchipisdeselectedorawriteisinitiated.  
The IDT71V65602/5802 have an on-chip burst counter. In the burst  
mode, the IDT71V65602/5802 can provide four cycles of data for a single  
addresspresentedtotheSRAM.Theorderoftheburstsequenceisdefined  
bytheLBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst  
sequence.TheADV/LDsignalisusedtoloadanewexternaladdress(ADV/  
LD=LOW) orincrementtheinternalburstcounter(ADV/LD=HIGH).  
The IDT71V65602/5802 SRAM utilize IDT's latest high-performance  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
3.3V power supply (±5%)  
2.5V I/O Supply (VDDQ)  
Power down controlled by ZZ input  
Packaged in a JEDEC standard 100-pin plastic thin quad and  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch  
ball grid array (fBGA)  
Description  
The IDT71V65602/5802 are 3.3V high-speed 9,437,184-bit CMOSprocess,andarepackagedinaJEDECStandard14mmx20mm100-  
(9Megabit)synchronousSRAMs.Theyaredesignedtoeliminatedead  
bus cycles when turning the bus around between reads and writes, or  
writesandreads. Thus, theyhavebeengiventhenameZBTTM, orZero  
Bus Turnaround.  
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA)  
and a 165 fine pitch ball grid array (fBGA).  
PinDescriptionSummary  
A
0
-A18  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
CE  
1, CE  
2
, CE  
2
Output Enable  
OE  
R/W  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW  
1, BW  
2
, BW  
3
, BW  
4
CLK  
ADV/LD  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Static  
LBO  
ZZ  
Asynchronous  
Synchronous  
Static  
I/O  
0-I/O31, I/OP1-I/OP4  
Data Input / Output  
Core Power, I/O Power  
Ground  
V
V
DD, VDDQ  
SS  
Supply  
Supply  
Static  
5303 tbl 01  
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.  
FEBRUARY 2007  
1
©2007IntegratedDeviceTechnology,Inc.  
DSC-5303/06  

与IDT71V65802150BGI相关器件

型号 品牌 获取价格 描述 数据表
IDT71V65802150BQ IDT

获取价格

ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
IDT71V65802150BQI IDT

获取价格

ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
IDT71V65802150PF IDT

获取价格

ZBT SRAM, 512KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, 1 MM PITCH, PLASTIC,
IDT71V65802150PFI IDT

获取价格

ZBT SRAM, 512KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, 1 MM PITCH, PLASTIC,
IDT71V65802S100B IDT

获取价格

ZBT SRAM, 512KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
IDT71V65802S100BG IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V65802S-100BG IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V65802S100BGG IDT

获取价格

ZBT SRAM, 512KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
IDT71V65802S100BGGI IDT

获取价格

ZBT SRAM, 512KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
IDT71V65802S100BGI IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs