5秒后页面跳转
捷配首页

Datasheet > IDT71V3579S85PFGI8
IDT71V3579S85PFGI8 PDF预览

IDT71V3579S85PFGI8

更新时间： 2024-01-02 00:07:36
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
22页 252K
描述
Cache SRAM, 256KX18, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

阅读下载

获取价格

IDT71V3579S85PFGI8 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：QFP
包装说明：LQFP, QFP100,.63X.87针数：100
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.47
Is Samacsys：N最长访问时间：8.5 ns
其他特性：FLOW-THROUGH ARCHITECTURE最大时钟频率 (fCLK)：87 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
JESD-609代码：e3长度：20 mm
内存密度：4718592 bit内存集成电路类型：CACHE SRAM
内存宽度：18湿度敏感等级：3
功能数量：1端子数量：100
字数：262144 words字数代码：256000
工作模式：SYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：256KX18
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装等效代码：QFP100,.63X.87
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
座面最大高度：1.6 mm最大待机电流：0.035 A
最小待机电流：3.14 V子类别：SRAMs
最大压摆率：0.19 mA最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn) - annealed
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
宽度：14 mmBase Number Matches：1

IDT71V3579S85PFGI8 数据手册

 浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第1页浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第3页浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第4页浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第5页浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第6页浏览型号IDT71V3579S85PFGI8的Datasheet PDF文件第7页 
IDT71V3577S_79S, IDT71V3577SA_79SA, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with  
3.3V I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect  
Commercial and Industrial Temperature Ranges  
PinDefinitions(1)  
Symbol  
Pin Function  
I/O  
Active  
Description  
A0-A17  
Address Inputs  
I
N/A  
Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK  
and ADSC Low or ADSP Low and CE Low.  
Address Status  
(Cache Controller)  
I
I
I
LOW  
LOW  
LOW  
Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the  
ADSC  
ADSP  
ADV  
address registers with new addresses.  
Address Status  
(Processor)  
Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address  
registers with new addresses. ADSP is gated by CE.  
Burst Address  
Advance  
Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter,  
controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not  
incremented; that is, there is no address advance.  
Byte Write Enable  
I
I
LOW  
LOW  
Synchronous byte write enable gates the byte write inputs BW  
then BWx inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are  
blocked and only GW can initiate a write cycle.  
1
-BW . If BWE is LOW at the rising edge of CLK  
4
BWE  
Individual Byte  
Write Enables  
Synchronous byte write enables. BW  
1
controls I/O0-7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte  
BW  
1
-BW  
4
write causes all outputs to be disabled.  
Chip Enable  
Clock  
I
I
I
I
I
LOW  
N/A  
Synchronous chip enable. CE is used with CS  
0
and CS to enable the IDT71V3577/79. CE also gates ADSP.  
1
CE  
CLK  
This is the clock input. All timing references for the device are made with respect to this input.  
CS  
CS  
GW  
0
Chip Select 0  
Chip Select 1  
HIGH  
LOW  
LOW  
Synchronous active HIGH chip select. CS  
0
is used with CE and CS  
1
to enable the chip.  
Synchronous active LOW chip select. CS  
1
is used with CE and CS  
0 to enable the chip.  
1
Global Write  
Enable  
Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of  
CLK. GW supersedes individual byte write enables.  
I/O  
I/OP1-I/OP4  
0
-I/O31  
Data Input/Output  
I/O  
I
N/A  
Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of  
CLK. The data output path is flow-through (no output register).  
Linear Burst Order  
LOW  
Asynchronous burst order selection input. When LBO is HIGH, the inter-leaved burst sequence is selected.  
When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state  
while the device is operating.  
LBO  
Output Enable  
I
LOW  
Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip  
is also selected. When OE is HIGH the I/O pins are in a high-impedance state.  
OE  
TMS  
TDI  
Test ModeSelect  
Test Data Input  
I
I
N/A  
N/A  
Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.  
Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an  
internal pullup.  
Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK,  
while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.  
TCK  
TDO  
Test Clock  
I
N/A  
N/A  
Serial output of registers placed between TDI and TDO. This output is active depending on the state of the  
TAP controller.  
Test DataOutput  
O
Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset  
occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can  
be left floating. This pin has an internal pullup. Only available in BGA package.  
JTAG Reset  
(Optional)  
I
I
LOW  
HIGH  
TRST  
Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3577/79 to  
its lowest power consumption level. Data retention is guaranteed in Sleep Mode.This pin has an internal pull  
down.  
ZZ  
Sleep Mode  
V
DD  
DDQ  
SS  
Power Supply  
Power Supply  
Ground  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
3.3V core power supply.  
3.3V I/O Supply.  
Ground.  
V
V
NC  
No Connect  
NC pins are not electrically connected to the device.  
6450 tbl 02  
NOTE:  
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.  
6.42  
2
1234567...22

下载PDF

与IDT71V3579S85PFGI8相关器件

型号 品牌 描述 获取价格 数据表
IDT71V3579S85PFI9 IDT Cache SRAM, 256KX18, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

获取价格
IDT71V3579SA IDT 128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,

获取价格
IDT71V3579SA75BGG IDT 128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,

获取价格
IDT71V3579SA75BGGI IDT 128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,

获取价格
IDT71V3579SA75BQG IDT 128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,

获取价格
IDT71V3579SA75BQGI IDT 128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,

获取价格

与IDT71V3579S85PFGI8相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证