5秒后页面跳转
IDT71V2578S150PFG8 PDF预览

IDT71V2578S150PFG8

更新时间: 2024-11-21 14:38:03
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
22页 620K
描述
Cache SRAM, 256KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, GREEN, PLASTIC, TQFP-100

IDT71V2578S150PFG8 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, GREEN, PLASTIC, TQFP-100
针数:100Reach Compliance Code:unknown
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.8Is Samacsys:N
最长访问时间:3.8 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):150 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e3
长度:20 mm内存密度:4718592 bit
内存集成电路类型:CACHE SRAM内存宽度:18
湿度敏感等级:3功能数量:1
端子数量:100字数:262144 words
字数代码:256000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX18输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:2.5,3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.03 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.295 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

IDT71V2578S150PFG8 数据手册

 浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第2页浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第3页浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第4页浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第5页浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第6页浏览型号IDT71V2578S150PFG8的Datasheet PDF文件第7页 
128K X 36, 256K X 18  
IDT71V2576S  
IDT71V2578S  
IDT71V2576SA  
IDT71V2578SA  
3.3VSynchronousSRAMs  
2.5V I/O, Pipelined Outputs,  
Burst Counter, Single Cycle Deselect  
Features  
Description  
128K x 36, 256K x 18 memory configurations  
The IDT71V2576/78 are high-speed SRAMs organized as 128K x  
36/256Kx18.TheIDT71V2576/78SRAMscontainwrite,data,address  
andcontrolregisters. InternallogicallowstheSRAMtogenerateaself-  
timedwritebaseduponadecisionwhichcanbeleftuntiltheendofthewrite  
cycle.  
Supports high system speed:  
CommercialandIndustrial:  
– 150MHz 3.8ns clock access time  
– 133MHz 4.2ns clock access time  
LBO input selects interleaved or linear burst mode  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
Self-timedwritecyclewithglobalwritecontrol(GW),bytewrite systemdesigner,astheIDT71V2576/78canprovidefourcyclesofdata  
enable (BWE), and byte writes (BWx)  
3.3V core power supply  
Power down controlled by ZZ input  
2.5V I/O  
Optional - Boundary Scan JTAG Interface (IEEE 1149.1 operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput  
compliant) datawillbeavailabletotheuseronthenextthreerisingclockedges. The  
Packaged in a JEDEC Standard 100-pin plastic thin quad orderofthesethreeaddressesaredefinedbytheinternalburstcounter  
flatpack(TQFP),119ballgridarray(BGA)and165finepitchball andthe LBO inputpin.  
grid array (fBGA)  
forasingleaddress presentedtotheSRAM. Aninternalburstaddress  
counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe  
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone  
cycle before it is available on the next rising clock edge. If burst mode  
The IDT71V2576/78 SRAMs utilize IDT’s latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pinthinplasticquadflatpack(TQFP)aswellasa119 ballgridarray  
(BGA) and 165 fine pitch ball grid array (fBGA).  
PinDescriptionSummary  
A0-A17  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
CS  
0
, CS  
1
Chip Selects  
Output Enable  
OE  
GW  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
BWE  
BW , BW  
(1)  
1
2
, BW  
3
, BW  
4
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Test Mode Select  
Test Data Input  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
TMS  
TDI  
Synchronous  
Synchronous  
N/A  
TCK  
TDO  
TRST  
ZZ  
Test Clock  
Test Data Output  
Synchronous  
Asynchronous  
Asynchronous  
Synchronous  
N/A  
JTAG Reset (Optional)  
Sleep Mode  
I/O  
0
-I/O31, I/OP1-I/OP4  
DD, VDDQ  
SS  
Data Input / Output  
Core Power, I/O Power  
Ground  
V
Supply  
Supply  
V
N/A  
4876 tbl 01  
NOTE:  
JUNE 2003  
1. BW3 and BW4 are not applicable for the IDT71V2578.  
1
©2003IntegratedDeviceTechnology,Inc.  
DSC-4876/09  

与IDT71V2578S150PFG8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V2578S150PFGI IDT

获取价格

Cache SRAM, 256KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100
IDT71V2578S150PFI IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Si
IDT71V2578S150PFI8 IDT

获取价格

Cache SRAM, 256KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100
IDT71V2578S166BG8 IDT

获取价格

Cache SRAM, 256KX18, 3.5ns, CMOS, PBGA119, BGA-119
IDT71V2578S166PF8 IDT

获取价格

Cache SRAM, 256KX18, 3.5ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V2578S166PF9 IDT

获取价格

Cache SRAM, 256KX18, 3.5ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V2578S183BG8 IDT

获取价格

Cache SRAM, 256KX18, 3.3ns, CMOS, PBGA119, BGA-119
IDT71V2578S200BGG IDT

获取价格

Cache SRAM, 256KX18, 3.1ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
IDT71V2578S200PF8 IDT

获取价格

Cache SRAM, 256KX18, 3.1ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V2578SA IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Si