5秒后页面跳转
IDT70V7599S200DRI PDF预览

IDT70V7599S200DRI

更新时间: 2024-11-24 23:01:07
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
22页 491K
描述
HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

IDT70V7599S200DRI 数据手册

 浏览型号IDT70V7599S200DRI的Datasheet PDF文件第2页浏览型号IDT70V7599S200DRI的Datasheet PDF文件第3页浏览型号IDT70V7599S200DRI的Datasheet PDF文件第4页浏览型号IDT70V7599S200DRI的Datasheet PDF文件第5页浏览型号IDT70V7599S200DRI的Datasheet PDF文件第6页浏览型号IDT70V7599S200DRI的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V 128K x 36  
SYNCHRONOUS  
BANK-SWITCHABLE  
IDT70V7599S  
DUAL-PORT STATIC RAM  
WITH 3.3V OR 2.5V INTERFACE  
Features:  
– 1.5ns setup to clock and 0.5ns hold on all control, data, and  
address inputs @ 200MHz  
Data input, address, byte enable and control registers  
– Self-timedwriteallowsfastcycletime  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
LVTTL- compatible, 3.3V (±150mV) power supply  
for core  
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V  
(±100mV) power supply for I/Os and control signals on  
each port  
Industrial temperature range (-40°C to +85°C) is  
available at 166MHz and 133MHz  
Available in a 208-pin Plastic Quad Flatpack (PQFP),  
208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball  
GridArray(BGA)  
128K x 36 Synchronous Bank-Switchable Dual-ported  
SRAM Architecture  
64 independent 2K x 36 banks  
– 4 megabits of memory on chip  
Bank access controlled via bank address pins  
High-speed data access  
– Commercial:3.4ns (200MHz)/3.6ns (166MHz)/  
4.2ns (133MHz) (max.)  
Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)  
Selectable Pipelined or Flow-Through output mode  
Counter enable and repeat features  
Dual chip enables allow for depth expansion without  
additional logic  
Full synchronous operation on both ports  
– 5ns cycle time, 200MHzoperation(14Gbps bandwidth)  
– Fast 3.4ns clock to data out  
Supports JTAG features compliant with IEEE 1149.1  
FunctionalBlockDiagram  
PL/FTL  
OPTL  
PL/FTR  
OPTR  
CLKL  
CLKR  
ADSL  
ADSR  
CNTENL  
REPEATL  
R/WL  
CNTENR  
REPEATR  
R/WR  
CE0R  
CE1R  
BE3R  
BE2R  
BE1R  
BE0R  
OER  
MUX  
CE0L  
CE1L  
BE3L  
BE2L  
BE1L  
BE0L  
OEL  
CONTROL  
LOGIC  
CONTROL  
LOGIC  
2Kx36  
MEMORY  
ARRAY  
(BANK 0)  
MUX  
MUX  
I/O  
CONTROL  
I/O  
I/O0L-35L  
I/O0R-35R  
CONTROL  
2Kx36  
MEMORY  
ARRAY  
A10R  
(BANK 1)  
A10L  
A0L  
ADDRESS  
ADDRESS  
DECODE  
DECODE  
A0R  
MUX  
BA5R  
BA4R  
BA5L  
BA4L  
BA3R  
BA2R  
BA1R  
BA0R  
BANK  
DECODE  
BA  
BA  
3L  
BANK  
DECODE  
2L  
BA1L  
BA0L  
MUX  
2Kx36  
MEMORY  
ARRAY  
(BANK 63)  
NOTE:  
MUX  
1. The Bank-Switchable dual-port uses a true SRAM  
core instead of the traditional dual-port SRAM core.  
As a result, it has unique operating characteristics.  
Please refer to the functional description on page 19  
for details.  
,
5626 drw 01  
TMS  
TCK  
TRST  
TDI  
TDO  
JTAG  
DECEMBER 2002  
1
DSC 5626/4  
©2002IntegratedDeviceTechnology,Inc.  

与IDT70V7599S200DRI相关器件

型号 品牌 获取价格 描述 数据表
IDT70V7599S-200DRI IDT

获取价格

HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
IDT70V9079L12PF IDT

获取价格

HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
IDT70V9079L12PF8 IDT

获取价格

Dual-Port SRAM, 32KX8, 25ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
IDT70V9079L12PF9 IDT

获取价格

Dual-Port SRAM, 32KX8, 25ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
IDT70V9079L12PFG IDT

获取价格

Dual-Port SRAM, 32KX8, 25ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
IDT70V9079L12PFGI IDT

获取价格

Dual-Port SRAM, 32KX8, 25ns, CMOS, PQFP100, TQFP-100
IDT70V9079L12PFI IDT

获取价格

HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
IDT70V9079L12PFI8 IDT

获取价格

Dual-Port SRAM, 32KX8, 25ns, CMOS, PQFP100, TQFP-100
IDT70V9079L15PF IDT

获取价格

HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
IDT70V9079L15PF8 IDT

获取价格

Dual-Port SRAM, 32KX8, 30ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100