Datasheet > IDT70V7589S

IDT70V7589S

更新时间： 2024-10-28 23:01:07

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
22页	495K
描述
HIGH-SPEED 3.3V 64K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT70V7589S 数据手册

HIGH-SPEED 3.3V 64K x 36

SYNCHRONOUS

BANK-SWITCHABLE

IDT70V7589S

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

– Data input, address, byte enable and control registers

– Self-timedwriteallowsfastcycletime

Separate byte controls for multiplexed bus and bus

matching compatibility

LVTTL- compatible, 3.3V (±150mV) power supply

for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

Available in a 208-pin Plastic Quad Flatpack (PQFP),

208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball

GridArray(BGA)

◆

64K x 36 Synchronous Bank-Switchable Dual-ported SRAM

Architecture

– 64 independent 1K x 36 banks

– 2 megabits of memory on chip

Bank access controlled via bank address pins

◆

High-speed data access

– Commercial:3.4ns (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz) (max.)

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

◆

additional logic

Full synchronous operation on both ports

◆

– 5ns cycle time, 200MHzoperation(14Gbps bandwidth)

– Fast 3.4ns clock to data out

◆

Supports JTAG features compliant with IEEE 1149.1

FunctionalBlockDiagram

PL/FT^L

OPT^L

PL/FT^R

OPT^R

CLK^L

CLK^R

ADS^L

ADS^R

CNTEN^L

REPEAT^L

R/W^L

CNTEN^R

REPEAT^R

R/W^R

CE^0R

CE^1R

MUX

CE^0L

CE^1L

BE^3L

BE^2L

BE^1L

BE^0L

OE^L

CONTROL

LOGIC

CONTROL

LOGIC

1Kx36

MEMORY

ARRAY

BE^3R

BE^2R

BE^1R

BE^0R

OE^R

(BANK 0)

MUX

I/O

CONTROL

I/O

CONTROL

I/O^0L-35L

I/O^0R-35R

1Kx36

MEMORY

ARRAY

A^9R

A^0R

(BANK 1)

A^9L

A^0L

ADDRESS

DECODE

ADDRESS

DECODE

MUX

BA^5R

BA^4R

BA^3R

BA^2R

BA^1R

BA^0R

BA^5L

BA^4L

BANK

DECODE

BANK

DECODE

BA^1L

BA^0L

MUX

1Kx36

MEMORY

ARRAY

(BANK 63)

NOTE:

MUX

1. The Bank-Switchable dual-port uses a true SRAM

core instead of the traditional dual-port SRAM core.

As a result, it has unique operating characteristics.

Please refer to the functional description on page 19

for details.

5627 drw 01

TMS

TCK

TRST

TDI

TDO

JTAG

DECEMBER 2002

DSC 5627/4

12 3 4 5 6 7...22

中文翻译

下载PDF

与IDT70V7589S相关器件

型号	品牌	获取价格	描述	数据表
IDT70V7589S133BCG	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA256, BGA-256
IDT70V7589S133BCG8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA256, BGA-256
IDT70V7589S133BCGI	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA256, BGA-256
IDT70V7589S133BCGI8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA256, BGA-256
IDT70V7589S133BCI8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA256, BGA-256
IDT70V7589S133BFG8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA208, FBGA-208
IDT70V7589S133BFGI8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PBGA208, FBGA-208
IDT70V7589S133DRG	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PQFP208, PLASTIC, QFP-208
IDT70V7589S133DRGI	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PQFP208, PLASTIC, QFP-208
IDT70V7589S133DRI8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, PQFP208, PLASTIC, QFP-208

与IDT70V7589S相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

18
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

42
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

49

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V7589S

IDT70V7589S 数据手册

与IDT70V7589S相关器件

与IDT70V7589S相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V7589S

IDT70V7589S 数据手册

与IDT70V7589S相关器件

与IDT70V7589S相关文章

您还可以找

您在本页遇到什么问题？