5秒后页面跳转
IDT70P3519S200BC8 PDF预览

IDT70P3519S200BC8

更新时间: 2024-11-06 17:50:31
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
28页 312K
描述
SRAM

IDT70P3519S200BC8 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Base Number Matches:1

IDT70P3519S200BC8 数据手册

 浏览型号IDT70P3519S200BC8的Datasheet PDF文件第2页浏览型号IDT70P3519S200BC8的Datasheet PDF文件第3页浏览型号IDT70P3519S200BC8的Datasheet PDF文件第4页浏览型号IDT70P3519S200BC8的Datasheet PDF文件第5页浏览型号IDT70P3519S200BC8的Datasheet PDF文件第6页浏览型号IDT70P3519S200BC8的Datasheet PDF文件第7页 
HIGH-SPEED 1.8V  
256/128K x 36  
SYNCHRONOUS  
PRELIMINARY  
IDT70P3519/99  
DUAL-PORT STATIC RAM  
WITH 3.3V/2.5V/1.8V INTERFACE  
Features:  
Counter enable and repeat features  
True Dual-Port memory cells which allow simultaneous  
Interrupt and Collision Detection Flags  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
Dual Cycle Deselect (DCD) for Pipelined Output Mode  
1.8V (±100mV) power supply for core  
LVTTL compatible,1.8V to 3.3V power supply for I/Os and  
control signals on each port  
Industrial temperature range (-40°C to +85°C) is  
available at 166MHz  
Available in a 256-pin Ball Grid Array (BGA), a 208-pin  
Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball  
GridArray(fpBGA)  
Supports JTAG features compliant with IEEE 1149.1  
Due to limited pin count JTAG is not supported on the 208-  
pin PQFP package  
access of the same memory location  
Low Power  
High-speed data access  
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)  
Industrial: 3.6ns (166MHz)  
Selectable Pipelined or Flow-Through output mode  
Dual chip enables allow for depth expansion without  
additional logic  
Full synchronous operation on both ports  
– 5ns cycle time, 200MHzoperation(14Gbps bandwidth)  
– Fast 3.4ns clock to data out  
– 1.5ns setup to clock and 0.5ns hold on all control, data, and  
address inputs @ 200MHz  
Data input, address, byte enable and control registers  
– Self-timedwriteallowsfastcycletime  
Green parts available, see ordering information  
FunctionalBlockDiagram  
BE3R  
BE3L  
BE2L  
BE1L  
BE0L  
BE2R  
BE1R  
BE0R  
FT/PIPE  
L
0a 1a  
a
0b 1b  
b
0c 1c  
c
0d 1d  
d
1d 0d  
d
1c 0c  
c
1b 0b  
b
1a 0a  
a
FT/PIPE  
R
1/0  
1/0  
R/WL  
R/W  
R
CE0L  
CE0R  
1
1
CE1R  
CE1L  
0
0
B
B B B  
B
B
B
B
1/0  
1/0  
W W W W W W W W  
0
L
1
L
2
L
3
L
3
R
2
R
1
R
0
R
OE  
R
OE  
L
Dout0-8_L  
Dout0-8_R  
Dout9-17_L  
Dout18-26_L  
Dout27-35_L  
Dout9-17_R  
Dout18-26_R  
Dout27-35_R  
,
1d 0d 1c 0c  
1b 0b 1a 0a  
0a 1a 0b 1b  
0c 1c 0d 1d  
d c b a  
0/1  
0/1  
FT/PIPE  
L
FT/PIPER  
a bc d  
256/128K x 36  
MEMORY  
ARRAY  
I/O0L - I/O35 L  
I/O0R - I/O35R  
Din_L  
Din_R  
,
CLK  
R
CLK  
L
(1)  
17R  
(1)  
0L  
A
A
17L  
A
Counter/  
Address  
Reg.  
Counter/  
Address  
Reg.  
A
0R  
REPEAT  
ADS  
CNTEN  
ADDR_R  
ADDR_L  
REPEAT  
L
R
R
ADS  
L
R
CNTEN  
L
TDI  
TCK  
T MS  
T RST  
INTERRUPT  
CE0  
CE1  
CE  
0
R
L
JTAG  
COLLISION  
DETECTION  
LOGIC  
R
CE1  
TDO  
L
R/  
W
L
R/W  
R
COL L  
INTL  
COLR  
INTR  
(2)  
(2)  
ZZR  
ZZ  
ZZL  
CONTROL  
LOGIC  
7144 drw 01  
NOTES:  
1. Address A17 is a NC for the IDT70P3599.  
+. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and the  
JULY 2008  
sleep mode pins themselves (ZZx) are not affected during sleep mode.  
1
DSC 7144/1  
©2008IntegratedDeviceTechnology,Inc.  

与IDT70P3519S200BC8相关器件

型号 品牌 获取价格 描述 数据表
IDT70P3519S200BF IDT

获取价格

SRAM
IDT70P3519S200BF8 IDT

获取价格

SRAM
IDT70P3519S200BFG IDT

获取价格

SRAM
IDT70P3519S200BFG8 IDT

获取价格

SRAM
IDT70P3519S200DR IDT

获取价格

SRAM
IDT70P3519S200DR8 IDT

获取价格

SRAM
IDT70P3519S200DRG IDT

获取价格

SRAM
IDT70P3537 IDT

获取价格

512K/256K x36 SYNCHRONOUS DUAL QDR-II
IDT70P3537S233RM IDT

获取价格

512K/256K x36 SYNCHRONOUS DUAL QDR-II
IDT70P3537S250RM IDT

获取价格

512K/256K x36 SYNCHRONOUS DUAL QDR-II