FAST CMOS
IDT54/74FCT138T/AT/CT
1-OF-8 DECODER
WITH ENABLE
Integrated Device Technology, Inc.
FEATURES:
• Std., A and C speed grades
• Low input and output leakage ≤1µA (max.)
• CMOS power levels
• True TTL input and output compatibility
– VOH = 3.3V (typ.)
DESCRIPTION:
The IDT54/74FCT138T/AT/CT are 1-of-8 decoders built
using an advanced dual metal CMOS technology. The IDT54/
74FCT138T/AT/CT accepts three binary weighted inputs (A0,
A1, A2) and, when enabled, provides eight mutually exclusive
active LOW outputs (O0-O7). The IDT54/74FCT138T/AT/CT
features three enable inputs, two active LOW (E1, E2) and one
activeHIGH(E3).AlloutputswillbeHIGHunlessE1 andE2 are
LOW and E3 is HIGH. This multiple enable function allows
easy parallel expansion of the device to a 1-of-32 (5 lines to
32 lines) decoder with just four IDT54/74FCT138T/AT/CT
devices and one inverter.
– VOL = 0.3V (typ.)
• High drive outputs (-15mA IOH, 48mA IOL)
• Meets or exceeds JEDEC standard 18 specifications
• Product available in Radiation Tolerant and Radiation
Enhanced versions
• Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
• Available in DIP, SOIC, QSOP, CERPACK and
LCC packages
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
A2 A1
A0
E1 E2 E3
A
0
1
16
15
14
13
12
11
10
9
VCC
A
1
2
2
3
4
O0
P16-1
D16-1
SO16-1
SO16-7
&
A
O1
O2
O3
E
E
E
1
2
3
5
6
7
8
O4
O5
O6
E16-1
O
7
GND
2570 drw 02
DIP/SOIC/QSOP/CERPACK
TOP VIEW
INDEX
3
2
20 19
1
A2
E1
O1
4
5
6
7
8
18
O7
O6
O5
O4
O3
O2
O1
O0
17
16
15
14
O2
NC
NC
2570 drw 01
L20-2
E2
E3
O3
O4
9 10 11 12 13
2570 drw 03
LCC
TOP VIEW
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
APRIL 1995
1995 Integrated Device Technology, Inc.
6.3
DSC-4213/5
1