ICS670MI-02LF PDF预览

ICS670MI-02LF

更新时间: 2025-08-19 19:51:15
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
7页 143K
描述
PLL Based Clock Driver, 670 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, ROHS COMPLIANT, SOIC-16

ICS670MI-02LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.63
系列:670输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:16实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3/5 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mm最小 fmax:160 MHz
Base Number Matches:1

ICS670MI-02LF 数据手册

 浏览型号ICS670MI-02LF的Datasheet PDF文件第2页浏览型号ICS670MI-02LF的Datasheet PDF文件第3页浏览型号ICS670MI-02LF的Datasheet PDF文件第4页浏览型号ICS670MI-02LF的Datasheet PDF文件第5页浏览型号ICS670MI-02LF的Datasheet PDF文件第6页浏览型号ICS670MI-02LF的Datasheet PDF文件第7页 
DATASHEET  
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER  
ICS670-02  
Description  
Features  
The ICS670-02 is a high speed, low phase noise, Zero  
Delay Buffer (ZDB) which integrates IDT’s proprietary  
analog/digital Phase Locked Loop (PLL) techniques. Part of  
Packaged in 16-pin SOIC  
Pb (lead) free package, RoHS compliant  
Clock inputs from 5 to 160 MHz (see page 2)  
Patented PLL with low phase noise  
Output clocks up to 160 MHz at 3.3 V  
15 selectable on-chip multipliers  
TM  
IDT’s ClockBlocks family, the part’s zero delay feature  
means that the rising edge of the input clock aligns with the  
rising edges of the outputs giving the appearance of no  
delay through the device. There are two identical outputs on  
the chip. The FBCLK should be used to connect to the  
FBIN. Each output has its own output enable pin.  
Power down mode available  
Low phase noise: -111 dBc/Hz at 10 kHz  
Output enable function tri-states outputs  
Low jitter 15 ps one sigma  
Advanced, low power, sub-micron CMOS process  
Operating voltage of 3.3 V or 5 V  
The ICS670-02 is ideal for synchronizing outputs in a large  
variety of systems, from personal computers to data  
communications to video. By allowing off-chip feedback  
paths, the chip can eliminate the delay through other  
devices. The 15 different on-chip multipliers work in a  
variety of applications. For other multipliers, including  
functional multipliers, see the ICS527.  
Industrial temperature range available (-40 to +85°C)  
Block Diagram  
VDD  
OE1  
3
Voltage  
Controlled  
Oscillator  
ICLK  
FBCLK  
Phase  
Detector,  
Charge  
Pump, and  
Loop Filter  
Divide by  
N
FBIN  
CLK2  
4
S3:S0  
3
GND  
External Feedback from FBCLK is recommended.  
OE2  
IDT™ / ICS™ LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 1  
ICS670-02  
REV J 051310  

与ICS670MI-02LF相关器件

型号 品牌 获取价格 描述 数据表
ICS670MI-02LFT IDT

获取价格

PLL Based Clock Driver, 670 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
ICS670MI-02T IDT

获取价格

Clock Driver, CMOS, PDSO16
ICS671-01 ICSI

获取价格

Zero Delay, Low Skew Buffer and Multipler
ICS671-03 ICSI

获取价格

3.3 Volt Zero Delay, Low Skew Buffer
ICS671-06 ICSI

获取价格

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICS671-15 ICSI

获取价格

ZERO DELAY, LOW SKEW BUFFER
ICS671G-05ILF IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, 0.6
ICS671G-05ILFT IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, 0.6
ICS671G-06ILF IDT

获取价格

PLL Based Clock Driver, 671 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
ICS671G-06ILFT IDT

获取价格

PLL Based Clock Driver, 671 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,