5秒后页面跳转
IBM0418A4CFLBB-3 PDF预览

IBM0418A4CFLBB-3

更新时间: 2024-01-28 12:15:22
品牌 Logo 应用领域
国际商业机器公司 - IBM 静态存储器内存集成电路
页数 文件大小 规格书
26页 146K
描述
Standard SRAM, 256KX18, 1.8ns, CMOS, PBGA153, BGA-153

IBM0418A4CFLBB-3 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:153
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.74
最长访问时间:1.7 nsJESD-30 代码:R-PBGA-B153
长度:22 mm内存密度:4718592 bit
内存集成电路类型:STANDARD SRAM内存宽度:18
功能数量:1端子数量:153
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:256KX18
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.679 mm最大供电电压 (Vsup):2.75 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

IBM0418A4CFLBB-3 数据手册

 浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第2页浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第3页浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第4页浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第5页浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第6页浏览型号IBM0418A4CFLBB-3的Datasheet PDF文件第7页 
.
IBM0418A8CFLBB IBM0436A8CFLBB  
IBM0418A4CFLBB IBM0436A4CFLBB  
Preliminary  
8Mb (256Kx36 & 512Kx18) and 4Mb (128Kx36 & 256Kx18) SRAM  
Features  
• 8Mb: 256K x 36 or 512K x 18 organizations  
4Mb: 128K x 36 or 256K x 18 organizations  
• HSTL Outputs  
• Registered Addresses, Controls, and Data Ins  
• Burst Mode of operation  
• Common I/O  
• CMOS Technology  
• Double Data Rate and Single Data Rate Syn-  
chronous Modes of Operation  
• Asynchronous Output Enable  
• Pipeline Mode of Operation  
• Boundary Scan using limited set of JTAG  
1149.1 functions  
• Self-Timed Late Write with Full Data Coherency  
• Single Differential Extended HSTL Clock  
• 9 x 17 Bump Ball Grid Array Package with  
SRAM JEDEC Standard Pinout and Boundary  
SCAN Order  
• +2.5V Power Supply, Ground, 1.6V VDDQ, and  
1.05V VREF  
• Programmable Impedance Output Drivers  
• Extended HSTL Input  
Description  
The IBM0436A4CFLBB, IBM0418A4CFLBB,  
IBM0418A8CFLBB, and IBM0436A8CFLBB  
clock, all Addresses, Controls, and Data Ins are reg-  
istered internally. Data Outs are updated from out-  
put registers off the next rising and falling edge of  
the K clock, hence the Double Data Rate. Internal  
Write buffers allow write data to follow one cycle  
after addresses and controls. The chip is operated  
with a single +2.5V power supply and is compatible  
with HSTL I/O interfaces.  
SRAMS are Synchronous Pipeline Mode, high-per-  
formance CMOS Static Random Access Memories  
that are versatile, have wide I/O, and achieve 3.0ns  
cycle times. Differential CK clocks are used to ini-  
tiate the read/write operation and all internal opera-  
tions are self-timed. At the rising edge of the CK  
cddrh251620.07  
12/00  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
Page 1 of 26  

与IBM0418A4CFLBB-3相关器件

型号 品牌 获取价格 描述 数据表
IBM0418A81BLAB-5 IBM

获取价格

Standard SRAM, 512KX18, 2.25ns, CMOS, PBGA119, BGA-119
IBM0418A81DLAB-3 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81DLAB-3F ETC

获取价格

SYNC SRAM|512KX18|CMOS|BGA|119PIN|PLASTIC
IBM0418A81DLAB-4 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81DLAB-5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81MLAB-3 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81MLAB-3F ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81MLAB-3N ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81MLAB-4 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A81MLAB-5 ETC

获取价格

x18 Fast Synchronous SRAM