5秒后页面跳转
IBM04181AULAB-6P PDF预览

IBM04181AULAB-6P

更新时间: 2024-01-31 21:09:30
品牌 Logo 应用领域
国际商业机器公司 - IBM 静态存储器内存集成电路
页数 文件大小 规格书
25页 128K
描述
Standard SRAM, 64KX18, 6ns, CMOS, PBGA119, BGA-119

IBM04181AULAB-6P 技术参数

是否Rohs认证: 不符合生命周期:Lifetime Buy
零件包装代码:BGA包装说明:BGA, BGA119,7X17,50
针数:119Reach Compliance Code:unknown
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.62最长访问时间:6 ns
I/O 类型:COMMONJESD-30 代码:R-PBGA-B119
JESD-609代码:e0长度:22 mm
内存密度:1179648 bit内存集成电路类型:STANDARD SRAM
内存宽度:18功能数量:1
端子数量:119字数:65536 words
字数代码:64000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:64KX18输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA119,7X17,50封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
电源:2.5/3.3,3.3 V认证状态:Not Qualified
座面最大高度:2.41 mm最大待机电流:0.025 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.45 mA最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM宽度:14 mm
Base Number Matches:1

IBM04181AULAB-6P 数据手册

 浏览型号IBM04181AULAB-6P的Datasheet PDF文件第2页浏览型号IBM04181AULAB-6P的Datasheet PDF文件第3页浏览型号IBM04181AULAB-6P的Datasheet PDF文件第4页浏览型号IBM04181AULAB-6P的Datasheet PDF文件第5页浏览型号IBM04181AULAB-6P的Datasheet PDF文件第6页浏览型号IBM04181AULAB-6P的Datasheet PDF文件第7页 
.
IBM04181AULAB  
IBM04361AULAB  
Preliminary  
Features  
32K X 36 & 64K X 18 SRAM  
• 32K x 36 or 64K x 18 Organizations  
• 0.45 Micron CMOS Technology  
• Common I/O  
• 3.3V and 2.5V LVTTL I/O Compatible  
• Registered Addresses, Write Enables, Synchro-  
nous Select, and Data Ins  
• Synchronous Register-Latch Mode Of Operation  
with Self-Timed Late Write  
• Single Differential PECL Clock compatible with  
LVTTL Levels  
• Latched Outputs  
• Asynchronous Output Enable and Power Down  
Inputs  
• Single +3.3V Power Supply and Ground  
• Boundary Scan using limited set of JTAG 1149.1  
functions  
• 7 X 17 Bump Ball Grid Array Package with  
SRAM JEDEC-Standard Pinout and Boundary  
SCAN Order  
Description  
Clock, all Addresses, Write-Enables, Sync Select  
and Data Ins are registered internally. Data Outs are  
updated from output latches off the falling edge of  
the K Clock. An internal Write buffer allows write  
data to follow one cycle after addresses and con-  
trols. The chip is operated with a single +3.3V power  
supply and is compatible with LVTTL I/O interfaces.  
The IBM04181AULAB and IBM04361AULAB 1Mb  
SRAMS are SynchronousRegister-Latch Mode, high  
performance CMOS Static Random Access Memo-  
ries that are versatile, wide I/O, and achieves 4 ns  
cycle times. Dual differential K clocks are used to ini-  
tiate the read/write operation and all internal opera-  
tions are self-timed. At the rising edge of the K  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
77H9967.T7  
10/06/98  
Page 1 of 25  

与IBM04181AULAB-6P相关器件

型号 品牌 获取价格 描述 数据表
IBM04181BULAA-F5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM04181BULAA-N6 ETC

获取价格

x18 Fast Synchronous SRAM
IBM04181BULAA-P5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041840QLAA-4 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041840QLAA-5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041840QLAA-6 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041840QLAB-5 IBM

获取价格

Standard SRAM, 256KX18, 7ns, CMOS, PBGA119, BGA-119
IBM041840QLAD-6 IBM

获取价格

Standard SRAM, 256KX18, 7.5ns, CMOS, PBGA119, BGA-119
IBM041841QLAA-5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041841QLAA-6 ETC

获取价格

x18 Fast Synchronous SRAM