HYB25D128800T(L)
128-Mbit Double Data Rate SDRAM
Preliminary Datasheet 2002-04-26
Features
CAS Latency and Frequency
• Data mask (DM) for write data.
• DLL aligns DQ and DQS transitions with CK
transitions
Maximum Operating Frequency (MHz)
CAS
Latency
DDR200
-8
DDR266B DDR266A
DDR333
-6
-7.5
100
133
-7
• Commands entered on each positive CK edge;
data and data mask referenced to both edges of
DQS
2
2.5
100
125
133
143
133
166
• Burst Lengths: 2, 4, or 8
• Double data rate architecture: two data transfers
per clock cycle
• CAS Latency: 2, 2.5
• Bidirectional data strobe (DQS) is transmitted
and received with data, to be used in capturing
data at the receiver
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 15.6 µs Maximum Average Periodic Refresh
• DQS is edge-aligned with data for reads and is
center-aligned with data for writes
Interval (4k refresh)
• 2.5V (SSTL_2 compatible) I/O
• Differential clock inputs (CK and CK)
• V
= 2.5V ± ±0.2V / V = 2.5V ± ±0.2V
DD
DDQ
• Four internal banks for concurrent operation
• TSOP66 package
Description
The 128Mb DDR SDRAM is a high-speed CMOS,
dynamic random-access memory containing 134,217,728
bits. It is internally configured as a quad-bank DRAM.
the bank and the starting column location for the burst
access.
The DDR SDRAM provides for programmable Read or
Write burst lengths of 2, 4 or 8 locations. An Auto Pre-
charge function may be enabled to provide a self-timed
row precharge that is initiated at the end of the burst
access.
The 128Mb DDR SDRAM uses a double-data-rate archi-
tecture to achieve high-speed operation. The double data
rate architecture is essentially a 2n prefetch architecture
with an interface designed to transfer two data words per
clock cycle at the I/O pins. A single read or write access
for the 128Mb DDR SDRAM effectively consists of a sin-
gle 2n-bit wide, one clock cycle data transfer at the inter-
nal DRAM core and two corresponding n-bit wide, one-
half-clock-cycle data transfers at the I/O pins.
As with standard SDRAMs, the pipelined, multibank archi-
tecture of DDR SDRAMs allows for concurrent operation,
thereby providing high effective bandwidth by hiding row
precharge and activation time.
An auto refresh mode is provided along with a power-sav-
ing power-down mode. All inputs are compatible with the
JEDEC Standard for SSTL_2. All outputs are SSTL_2,
Class II compatible.
A bidirectional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver.
DQS is a strobe transmitted by the DDR SDRAM during
Reads and by the memory controller during Writes. DQS
is edge-aligned with data for Reads and center-aligned
with data for Writes.
Note: The functionality described and the timing specifi-
cations included in this data sheet are for the DLL Enabled
mode of operation.
The 128Mb DDR SDRAM operates from a differential
clock (CK and CK; the crossing of CK going HIGH and CK
going LOW is referred to as the positive edge of CK).
Commands (address and control signals) are registered at
every positive edge of CK. Input data is registered on both
edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst
oriented; accesses start at a selected location and con-
tinue for a programmed number of locations in a pro-
grammed sequence. Accesses begin with the registration
of an Active command, which is then followed by a Read
or Write command. The address bits registered coincident
with the Active command are used to select the bank and
row to be accessed. The address bits registered coinci-
dent with the Read or Write command are used to select
2002-04-26
Page 1 of 76
5秒后页面跳转
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
AMD宣布全球裁员约1000人，调整战略聚焦增长
英伟达新AI芯片Rubin或提前半年亮相
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
