HY51V(S)18160HG/HGL
1M x 16Bit Fast Page DRAM
PRELIMINARY
DESCRIPTION
The HY51V(S)18160HG/HGL is the new generation dynamic RAM organized 1,048,576 words x 16bit.
HY51V(S)18160HG/HGL has realized higher density, higher performance and various functions by utiliz-
ing advanced CMOS process technology. The HY51V(S)18160HG/HGL offers Fast Page Mode as a high
speed access mode. Multiplexed address inputs permit the HY51V(S)18160HG/HGL to be packaged in
standard 400mil 42pin SOJ and 44(50) pin TSOP-II. The package size provides high system bit densities
and is compatible with widely available automated testing and insertion equipment.
System oriented features include single power supply 3.3V +/- 0.3V tolerance, direct interfacing capability
with high performance logic families such as Schottky TTL.
FEATURES
•
•
•
•
•
Fast Page Mode capability
Read-modify-write capability
Multi-bit parallel test capability
TTL(3.3V) compatible inputs and outputs
/RAS only, CAS-before-/RAS, Hidden and self
refresh(L-version) capability
•
•
•
•
•
•
JEDEC standard pinout
42pin plastic SOJ/44(50)pin TSOP-II(400mil)
Single power supply of 3.3V +/- 0.3V
Battery back up operation (L-version)
Self refresh operation (L-version)
2 /CAS byte control
•
Fast access time and cycle time
Part No
tRAC
tCAC
tRC
tPC
HY51V(S)18160HG/HGL-5
HY51V(S)18160HG/HGL-6
HY51V(S)18160HG/HGL-7
50ns
60ns
70ns
13ns
15ns
18ns
90ns
110ns
130ns
35ns
40ns
45ns
•
Power dissipation
•
Refresh cycle
Part No
50ns
60ns
70ns
Ref
Normal
L-part
Active
684mW
612mW
540mW
HY51V18160HG
HY51V18160HGL
1K
1K
16ms
7.2mW(CMOS level Max)
0.54mW (L-version : Max)
128ms
Standby
ORDERING INFORMATION
Part Number
Access Time
Package
HY51V(S)18160HGJ/HG(L)J-5
HY51V(S)18160HGJ/HG(L)J-6
HY51V(S)18160HGJ/HG(L)J-7
50ns
60ns
70ns
400mil 42pin SOJ
HY51V(S)18160HGT/HG(L)T-5
HY51V(S)18160HGT/HG(L)T-6
HY51V(S)18160HGT/HG(L)T-7
50ns
60ns
70ns
400mil 44(50)pin TSOP-II
(S) : Self refresh,
(L) : Low power
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev.0.1/Apr.01