5秒后页面跳转
HSD64M64B8W-13 PDF预览

HSD64M64B8W-13

更新时间: 2024-02-28 04:32:57
品牌 Logo 应用领域
HANBIT 动态存储器
页数 文件大小 规格书
10页 85K
描述
Synchronous DRAM Module 512Mbyte(64Mx64-Bit), 144pin SO-DIMM, 4Banks, 8K Ref., 3.3V

HSD64M64B8W-13 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

HSD64M64B8W-13 数据手册

 浏览型号HSD64M64B8W-13的Datasheet PDF文件第2页浏览型号HSD64M64B8W-13的Datasheet PDF文件第3页浏览型号HSD64M64B8W-13的Datasheet PDF文件第4页浏览型号HSD64M64B8W-13的Datasheet PDF文件第5页浏览型号HSD64M64B8W-13的Datasheet PDF文件第6页浏览型号HSD64M64B8W-13的Datasheet PDF文件第7页 
HANBit  
HSD64M64B8W  
Synchronous DRAM Module 512Mbyte(64Mx64-Bit), 144pin SO-DIMM,  
4Banks, 8K Ref., 3.3V  
Part No. HSD64M64B8W  
GENERAL DESCRIPTION  
The HSD64M64B8W is a 64M x 64 bit Synchronous Dynamic RAM high density memory module. The module consists  
of eight CMOS 8M x 16 bit x 4banks Synchronous DRAMs in TSOP-II 400mil packages on a 144-pin glass-epoxy  
substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The  
HSD64M64B8W is a SO-DIMM(Small Outline Dual in line Memory Module) and is intended for mounting into 144-pin edge  
connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are  
possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be  
useful for a variety of high bandwidth, high performance memory system applications All module components may be  
powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.  
FEATURES  
Part Identification  
HSD64M64B8W-10 : 100MHz (CL=2)  
HSD64M64B8W-10L : 100MHz (CL=3)  
HSD64M64B8W-12 : 125MHz (CL=3)  
HSD64M64B8W-13 : 133MHz (CL=3)  
Burst mode operation  
Auto & self refresh capability (8192 Cycles/64ms)  
LVTTL compatible inputs and outputs  
Single 3.3V ±0.3V power supply  
MRS cycle with address key programs  
- Latency (Access from column address)  
- Burst length (1, 2, 4, 8 & Full page)  
- Data scramble (Sequential & Interleave)  
All inputs are sampled at the positive going edge of the system clock  
The used device is 8M x 16bit x 4Banks SDRAM  
URL : www.hbe.co.kr  
Rev.1.0 (August / 2002)  
1
HANBit Electronics Co.,Ltd.  

与HSD64M64B8W-13相关器件

型号 品牌 描述 获取价格 数据表
HSD64M64F8K HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD64M64F8K-10L HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD64M64F8KA HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8 ,4Banks, 4K Ref., 3.3V

获取价格

HSD64M64F8KA-10 HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8 ,4Banks, 4K Ref., 3.3V

获取价格

HSD64M64F8KA-10L HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8 ,4Banks, 4K Ref., 3.3V

获取价格

HSD64M64F8KA-13 HANBIT Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8 ,4Banks, 4K Ref., 3.3V

获取价格