5秒后页面跳转
HSD32M64D8A-F10 PDF预览

HSD32M64D8A-F10

更新时间: 2024-01-03 17:44:20
品牌 Logo 应用领域
HANBIT 动态存储器
页数 文件大小 规格书
10页 80K
描述
DRAM

HSD32M64D8A-F10 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

HSD32M64D8A-F10 数据手册

 浏览型号HSD32M64D8A-F10的Datasheet PDF文件第4页浏览型号HSD32M64D8A-F10的Datasheet PDF文件第5页浏览型号HSD32M64D8A-F10的Datasheet PDF文件第6页浏览型号HSD32M64D8A-F10的Datasheet PDF文件第7页浏览型号HSD32M64D8A-F10的Datasheet PDF文件第9页浏览型号HSD32M64D8A-F10的Datasheet PDF文件第10页 
HANBit  
HSD32M64D8A  
CLK to output in Low-Z  
tSLZ  
1
1
1
1
ns  
ns  
3
2
CLK to output  
in Hi-Z  
CAS  
5.4  
-
6
-
6
6
6
7
latency=3  
CAS  
tSHZ  
ns  
latency=2  
Notes :  
1. Parameters depend on programmed CAS latency.  
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.  
3. Assumed input rise and fall time (tr & tf) = 1ns.  
If tr & tf is longer than 1ns, transient time compensation should be considered, ie., [(tr + tf)/2-1]ns should be added to  
the parameter.  
SIMPLIFIED TRUTH TABLE  
/R  
A
S
/C  
A
S
D
Q
M
CKE  
CKE  
n
/C  
S
/W  
E
BA  
0,1  
A10/  
AP  
A11,A12,  
A9~A0  
n-1  
COMMAND  
NOTE  
Register  
Refresh  
Mode register set  
Auto refresh  
H
H
X
H
L
L
L
L
L
L
X
OP code  
X
1,2  
3
L
L
H
X
Entry  
3
Self  
refres  
h
L
H
L
H
X
L
H
X
H
H
X
H
3
Exit  
L
H
X
X
X
X
3
Bank active & row addr.  
H
V
V
Row address  
Auto  
precharge  
Read &  
column  
address  
L
Column  
Address  
(A0 ~ A9)  
4
disable  
Auto  
H
H
X
L
H
L
H
X
precharge  
precharge  
precharge  
H
4,5  
disable  
Column  
Address  
(A0 ~ A9)  
Auto  
Write &  
column  
address  
L
4
disable  
X
L
H
L
L
X
V
Auto  
H
4,5  
6
disable  
Burst Stop  
H
H
X
X
L
L
L
L
H
H
L
L
X
X
X
Precharg Bank selection  
V
X
L
X
e
All banks  
H
H
L
X
V
X
X
H
X
V
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry  
Exit  
H
L
L
H
L
X
X
X
Clock suspend or  
active power down  
X
X
X
H
L
Entry  
H
Precharge power  
down mode  
H
L
Exit  
L
H
H
H
X
X
V
X
DQM  
X
X
X
7
H
L
X
H
X
X
H
No operation command  
H
(V=Valid, X=Don't care, H=Logic high, L=Logic  
low)  
Notes :  
1. OP Code : Operand code  
A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)  
2. MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 CLK cycles of MRS.  
URL:www.hbe.co.kr  
REV.1.0 (August.2002)  
- 8 -  
HANBit Electronics Co.,Ltd.  

与HSD32M64D8A-F10相关器件

型号 品牌 描述 获取价格 数据表
HSD32M64D8A-F10L HANBIT DRAM

获取价格

HSD32M64D8A-F13 HANBIT DRAM

获取价格

HSD32M64D8H HANBIT Synchronous DRAM Module 256Mbyte (32Mx64bit),DIMM based on 32Mx8, 4Banks, 8K Ref., 3.3V

获取价格

HSD32M64D8H-10 HANBIT Synchronous DRAM Module 256Mbyte (32Mx64bit),DIMM based on 32Mx8, 4Banks, 8K Ref., 3.3V

获取价格

HSD32M64D8H-10L HANBIT Synchronous DRAM Module 256Mbyte (32Mx64bit),DIMM based on 32Mx8, 4Banks, 8K Ref., 3.3V

获取价格

HSD32M64D8H-75 HANBIT Synchronous DRAM Module 256Mbyte (32Mx64bit),DIMM based on 32Mx8, 4Banks, 8K Ref., 3.3V

获取价格