5秒后页面跳转
HEF4517BT,512 PDF预览

HEF4517BT,512

更新时间: 2024-11-04 14:50:51
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
16页 128K
描述
HEF4517B - Dual 64-bit static shift register SOP 16-Pin

HEF4517BT,512 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOP包装说明:PLASTIC, SO-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.62
其他特性:OUTPUTS ALSO AVAILABLE AT 16TH, 32ND AND 48TH STAGE OF THE SHIFT REGISTER计数方向:RIGHT
系列:4000/14000/40000JESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:10.3 mm
负载电容(CL):50 pF逻辑集成电路类型:SERIAL IN SERIAL OUT
最大频率@ Nom-Sup:2000000 Hz湿度敏感等级:2
位数:64功能数量:2
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:5/15 V
传播延迟(tpd):440 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Shift Registers
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:7.5 mm最小 fmax:2 MHz
Base Number Matches:1

HEF4517BT,512 数据手册

 浏览型号HEF4517BT,512的Datasheet PDF文件第2页浏览型号HEF4517BT,512的Datasheet PDF文件第3页浏览型号HEF4517BT,512的Datasheet PDF文件第4页浏览型号HEF4517BT,512的Datasheet PDF文件第5页浏览型号HEF4517BT,512的Datasheet PDF文件第6页浏览型号HEF4517BT,512的Datasheet PDF文件第7页 
HEF4517B  
Dual 64-bit static shift register  
Rev. 7 — 11 November 2011  
Product data sheet  
1. General description  
The HEF4517B consists of two identical, independent 64-bit static shift registers. Each  
register has separate clock (nCP), data input (nD), parallel input-enable/output-enable  
(nPE/OE) and four 3-state outputs of the 16th, 32nd, 48th, and 64th bit positions (nQ16 to  
nQ64). Data at the nD input is entered into the first bit on the LOW-to-HIGH transition of  
the clock, regardless of the state of nPE/OE.  
When nPE/OE is LOW, the outputs are enabled and it is in the 64-bit serial mode.  
When nPE/OE is HIGH, the outputs are disabled (high-impedance OFF-state), the 64-bit  
shift register is divided into four 16-bit shift registers with nD, nQ16, nQ32 and nQ48 as  
data inputs of the 1st, 17th, 33rd, and 49th bit respectively. Schmitt-trigger action in the  
clock input makes the circuit highly tolerant of slower clock rise and fall times.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
2. Features and benefits  
Tolerant of slow clock rise and fall times  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
Specified from 40 C to +85 C  
Complies with JEDEC standard JESD 13-B  
3. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 C to +85 C  
Type number  
Package  
Name  
Description  
Version  
HEF4517BP  
HEF4517BT  
DIP16  
SO16  
plastic dual in-line package; 16 leads (300 mil)  
plastic small outline package; 16 leads; body width 7.5 mm  
SOT38-4  
SOT162-1  
 
 
 

HEF4517BT,512 替代型号

型号 品牌 替代类型 描述 数据表
HEF4517BT,518 NXP

完全替代

HEF4517B - Dual 64-bit static shift register SOP 16-Pin
HEF4517BTD-T NXP

功能相似

IC 4000/14000/40000 SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT,
HEF4517BT NXP

功能相似

Dual 64-bit static shift register

与HEF4517BT,512相关器件

型号 品牌 获取价格 描述 数据表
HEF4517BT,518 NXP

获取价格

HEF4517B - Dual 64-bit static shift register SOP 16-Pin
HEF4517BT,653 NXP

获取价格

HEF4517B - Dual 64-bit static shift register SOP 16-Pin
HEF4517BTD NXP

获取价格

IC 4000/14000/40000 SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT,
HEF4517BTD-T NXP

获取价格

IC 4000/14000/40000 SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT,
HEF4517BT-T NXP

获取价格

暂无描述
HEF4517BU NXP

获取价格

IC 4000/14000/40000 SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT,
HEF4518 NXP

获取价格

Dual BCD counter
HEF4518B NXP

获取价格

Dual BCD counter
HEF4518BD NXP

获取价格

Dual BCD counter
HEF4518BDB NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CDIP16, C