5秒后页面跳转
HD74HC77FP-EL PDF预览

HD74HC77FP-EL

更新时间: 2024-09-28 13:08:19
品牌 Logo 应用领域
瑞萨 - RENESAS 锁存器
页数 文件大小 规格书
7页 96K
描述
HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO14, FP-14DA

HD74HC77FP-EL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:14
Reach Compliance Code:unknown风险等级:5.4
Is Samacsys:N系列:HC/UH
JESD-30 代码:R-PDSO-G14长度:10.06 mm
逻辑集成电路类型:D LATCH湿度敏感等级:1
位数:2功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260传播延迟(tpd):130 ns
认证状态:Not Qualified座面最大高度:2.2 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:HIGH LEVEL宽度:5.5 mm
Base Number Matches:1

HD74HC77FP-EL 数据手册

 浏览型号HD74HC77FP-EL的Datasheet PDF文件第2页浏览型号HD74HC77FP-EL的Datasheet PDF文件第3页浏览型号HD74HC77FP-EL的Datasheet PDF文件第4页浏览型号HD74HC77FP-EL的Datasheet PDF文件第5页浏览型号HD74HC77FP-EL的Datasheet PDF文件第6页浏览型号HD74HC77FP-EL的Datasheet PDF文件第7页 
HD74HC77  
4-bit Bistable Latch  
REJ03D0552-0200  
(Previous ADE-205-424)  
Rev.2.00  
Oct 06, 2005  
Description  
The HD74HC77 is ideally suited for use as temporary storage for binary information between processing units and  
input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable  
(G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low  
the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the  
enable is permitted to go high.  
Features  
High Speed Operation: tpd (D to Q) = 12 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-14 pin  
PRDP0014AB-B  
(DP-14AV)  
HD74HC77P  
P
PRSP0014DF-B  
(FP-14DAV)  
HD74HC77FPEL  
HD74HC77RPEL  
SOP-14 pin (JEITA)  
SOP-14 pin (JEDEC)  
FP  
RP  
EL (2,000 pcs/reel)  
EL (2,500 pcs/reel)  
PRSP0014DE-A  
(FP-14DNV)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Output  
Data  
L
Enable G  
Q
H
H
L
L
H
H
X
No change  
H :  
L :  
X :  
High level  
Low level  
Irrelevant  
Rev.2.00, Oct 06, 2005 page 1 of 6  

与HD74HC77FP-EL相关器件

型号 品牌 获取价格 描述 数据表
HD74HC77P RENESAS

获取价格

4-bit Bistable Latch
HD74HC77RP ETC

获取价格

LATCH|SINGLE|4-BIT|HC-CMOS|SOP|14PIN|PLASTIC
HD74HC77RPEL RENESAS

获取价格

4-bit Bistable Latch
HD74HC77RP-EL RENESAS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO14, FP-14DN
HD74HC77T HITACHI

获取价格

D Latch, HC/UH Series, 2-Func, High Level Triggered, 2-Bit, True Output, CMOS, PDSO14, TTP
HD74HC77T-EL HITACHI

获取价格

D Latch, HC/UH Series, 2-Func, High Level Triggered, 2-Bit, True Output, CMOS, PDSO14, TTP
HD74HC78 HITACHI

获取价格

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
HD74HC78 RENESAS

获取价格

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
HD74HC78FP HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78FPEL RENESAS

获取价格

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)