5秒后页面跳转
HD74HC78FPEL PDF预览

HD74HC78FPEL

更新时间: 2024-02-03 22:41:09
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器锁存器逻辑集成电路光电二极管时钟
页数 文件大小 规格书
7页 106K
描述
Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)

HD74HC78FPEL 技术参数

生命周期:Transferred零件包装代码:SOIC
包装说明:TSSOP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.54其他特性:WITH INDIVIDUAL SET INPUTS
系列:HC/UHJESD-30 代码:R-PDSO-G14
长度:5 mm逻辑集成电路类型:J-K FLIP-FLOP
位数:2功能数量:1
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
触发器类型:NEGATIVE EDGE宽度:4.4 mm
Base Number Matches:1

HD74HC78FPEL 数据手册

 浏览型号HD74HC78FPEL的Datasheet PDF文件第2页浏览型号HD74HC78FPEL的Datasheet PDF文件第3页浏览型号HD74HC78FPEL的Datasheet PDF文件第4页浏览型号HD74HC78FPEL的Datasheet PDF文件第5页浏览型号HD74HC78FPEL的Datasheet PDF文件第6页浏览型号HD74HC78FPEL的Datasheet PDF文件第7页 
HD74HC78  
Dual J-K Flip-Flops  
(with Preset, Common Clear and Common Clock)  
REJ03D0553-0200  
(Previous ADE-205-425)  
Rev.2.00  
Oct 06, 2005  
Description  
This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each  
flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear  
and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the  
corresponding input.  
Features  
High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
SOP-14 pin (JEITA)  
SOP-14 pin (JEDEC)  
PRSP0014DF-B  
(FP-14DAV)  
HD74HC78FPEL  
HD74HC78RPEL  
FP  
RP  
EL (2,000 pcs/reel)  
PRSP0014DE-A  
(FP-14DNV)  
EL (2,500 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
Preset  
Clear  
H
Clock  
J
X
X
X
L
K
X
X
X
L
Q
Q
L
L
H
L
X
X
X
H
L
L
H*1  
H
H*1  
L
H
H
H
H
H
H
H
H
No change  
L
H
L
H
L
H
L
H
H
H
X
X
X
H
H
H
X
X
X
Toggle  
No change  
No change  
No change  
H
L
H
H
H
H :  
L :  
X :  
High level  
Low level  
Irrelevant  
Note: 1. Q and Q will remain High as long as Preset and Clear are Low, but Q and Q are unpredictable, if Preset and  
Clear go High simultaneously.  
Rev.2.00, Oct 06, 2005 page 1 of 6  

与HD74HC78FPEL相关器件

型号 品牌 获取价格 描述 数据表
HD74HC78FP-EL RENESAS

获取价格

HC/UH SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, FP-14DA
HD74HC78FP-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78P HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78RP ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|SOP|14PIN|PLASTIC
HD74HC78RPEL RENESAS

获取价格

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
HD74HC78RP-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78T HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78T-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC78T-EL RENESAS

获取价格

暂无描述
HD74HC83 HITACHI

获取价格

4-Bit Binary Full Adder (with Fast Carry)